- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05K3P (MOTOROLA INC) 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05K3P |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 47/69頁 |
| 文件大小： | 1383K |
| 代理商： | MC68HC05K3P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Resets
Internal Resets
MC68HC05K3 — Rev. 5
Technical Data
MOTOROLA
Resets
51
“brown-out” condition). After the oscillator becomes active, a mask
option selects an oscillator stabilization delay of 16 or 4064 cycles of the
internal processor bus clock (PH2).
The POR generates the RST signal that resets the CPU. If any other
reset function is active at the end of this stabilization delay, the RST
signal remains in the reset condition until the other reset condition(s)
end(s).
5.4.2 Computer Operating Properly Reset (COPR)
A COP watchdog timer can be enabled by a mask option. The internal
COP reset (COPR) is generated automatically by a timeout of the COP
watchdog timer. This timeout occurs if the counter in the COP watchdog
timer is not reset (cleared) within a specific time by a user program reset
sequence. Refer to 8.4 COP Watchdog Timer for more information on
this timeout feature.
The COPR generates the RST signal that resets the CPU and other
peripherals. If any other reset function is active at the end of the COPR
reset signal, the RST signal remains in the reset condition until the other
reset condition(s) end(s).
The COP watchdog reset activates the internal pulldown device
connected to the RESET pin for one cycle of the internal processor bus
clock, PH2.
5.4.3 Illegal Address Reset (ILADR)
The internal ILADR reset is generated when an instruction opcode fetch
occurs from an address in the I/O address area ($0000–$001F). The
ILADR generates the RST signal that resets the CPU and other
peripherals. If any other reset function is active at the end of the ILADR
reset signal, the RST signal remains in the reset condition until the other
reset condition(s) end(s). The ILADR reset activates the internal
pulldown device connected to the RESET pin for one cycle of the
internal processor bus clock, PH2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05L25PB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52 |
| MC68HC05LJ5P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16 |
| MC68HC05M4CFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05M4MFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05P1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05L10 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcomputer Unit |
| MC68HC05L16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L16CFU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L16FU | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。