- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45223 > MC68HC05PL4BCSD (MOTOROLA INC) 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05PL4BCSD |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數(shù)： | 48/98頁 |
| 文件大小： | 1019K |
| 代理商： | MC68HC05PL4BCSD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
GENERAL RELEASE SPECIFICATION
April 30, 1998
MOTOROLA
16-BIT PROGRAMMABLE TIMER
MC68HC05PL4
9-2
REV 2.0
The basis of the capture/compare Timer is a 16-bit free-running counter which
increases in count with each internal bus clock cycle. The counter is the timing ref-
erence for the input capture and output compare functions. The input capture and
output compare functions provide a means to latch the times at which external
events occur, to measure input waveforms, and to generate output waveforms and
timing delays. Software can read the value in the 16-bit free-running counter at
any time without affect the counter sequence.
Because of the 16-bit timer architecture, the I/O registers for the input capture and
output compare functions are pairs of 8-bit registers. Each register pair contains
the high and low byte of that function. Generally, accessing the low byte of a spe-
cic timer function allows full control of that function; however, an access of the
high byte inhibits that specic timer function until the low byte is also accessed.
Because the counter is 16 bits long and preceded by a xed divide-by-four pres-
caler, the counter rolls over every 262,144 internal clock cycles. Timer resolution
with a 4 MHz crystal oscillator is 2 microsecond/count.
The interrupt capability, the input capture edge, and the output compare state are
controlled by the timer control register (TCR) located at $0012 and the status of
the interrupt ags can be read from the timer status register (TSR) located at
$0013.
9.1
TIMER REGISTERS (TMRH, TMRL)
The functional block diagram of the 16-bit free-running timer counter and timer
registers is shown in Figure 9-2. The timer registers include a transparent buffer
latch on the LSB of the 16-bit timer counter.
Figure 9-2. Timer Counter and Register Block Diagram
T
OIE
TMRH ($0018)
TMR LSB
16-BIT COUNTER
÷ 4
INTERNAL
(XTAL
÷2)
TIMER CONTROL REG.
TIMER
REQUEST
OVERFLOW (TOF)
RESET
CLOCK
INTERRUPT
TMRL ($0019)
TO
F
TIMER STATUS REG.
$0012
$0013
INTERNAL
($FFFC)
DATA
READ
TMRH
READ
TMRL
READ
LATCH
BUS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05PL4P | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC705PL4CP | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05PV8YDWE | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PV8AYDW | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05RC16P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05PV8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05PV8A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05RC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復。