參數(shù)資料
型號(hào): MC68HC05SR3B
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42
封裝: SDIP-42
文件頁數(shù): 48/96頁
文件大小: 3045K
代理商: MC68HC05SR3B
Freescale
7-2
MC68HC05SR3
ANALOG TO DIGITAL CONVERTER
7
7.1
ADC Operation
As shown in Figure 7-1, the ADC consists of an analog multiplexer, an 8-bit digital to analog
capacitor array, a comparator and a successive approximation register (SAR).
There are eight options that can be selected by the multiplexer; the AN0 to AN3 input pins, VRH,
VRL, (VRH+VRL)/4, or (VRH+VRL)/2. Selection is done via the CHx bits in the ADC Status and
Control Register. AN0 to AN3 are input points for ADC conversion operations; the others are
reference points which can be used for test purposes. The converter uses VRH and VRL as
reference voltages. An input voltage equal to or greater than VRH converts to $FF. An input voltage
equal to or less than VRL, but greater than VSS, converts to $00. Maximum and minimum ratings
must not be exceeded. Each analog input source should use VRH as the supply voltage and should
be referenced to VRL for the ratiometric conversions. To maintain full accuracy of the ADC, the
following should be noted:
1) VRH should be equal to or less than VCC;
2) VRL should be equal to or greater than VSS but less than maximum
specifications; and
3) VRH–VRL should be equal to or greater than 4 Volts.
The ADC reference inputs (VRH and VRL) are applied to a precision internal digital to analog
converter. Control logic drives this D/A converter and the analog output is successively compared
with the selected analog input sampled at the beginning of the conversion. The conversion is
monotonic with no missing codes.
The result of each successive comparison is stored in the successive approximation register
(SAR) and, when the conversion is complete, the contents of the SAR are transferred to the
read-only ADC Data Register ($0F), and the conversion complete flag, COCO, is set in the
ADC Status and Control Register ($0E).
Warning: Any write to the ADC Status and Control Register will abort the current conversion,
reset the conversion complete flag (COCO) and a new conversion starts on the
selected channel.
At power-on or external reset, both the ADRC and ADON bits are cleared, thus the ADC is
disabled.
TPG
50
05SR3.Book Page 2 Thursday, August 4, 2005 1:08 PM
相關(guān)PDF資料
PDF描述
MC68HC705SR3CP 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40
MC68HC705SR3CFB 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP44
MC68HC705SR3CB 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP42
MC68HC05SR3CB 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42
MC68HC05SR3CP 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05SU3A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core
MC68HC05T16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05V12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit
MC68HC05V12CFN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05X16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit