
Index
MC68HC08AZ0
Index
SCI . . . . . . . . . . . . . . . . . . . .185, 203, 208 SPI . . . . . . . . . . . . . . . . . . . . . . . .235, 246 DMARE bit (SCI DMA receive enable bit)
194,DMATE bit (SCI DMA transfer enable bit)
187,E
EEACR
EEPROM array configuration register . .64 EECR
EEPROM control register. . . . . . . . . . . .62 EENVR
EEPROM non-volatile register . . . . . . . .64 EEPROM. . . . . . . . . . . . . . . . . . . . . . . .56–65 block protection . . . . . . . . . . . . . . . . . . .60 configuration . . . . . . . . . . . . . . . . . . . . .60 EEACR. . . . . . . . . . . . . . . . . . . . . . . . . .64 EECR . . . . . . . . . . . . . . . . . . . . . . . . . . .62 EENVR. . . . . . . . . . . . . . . . . . . . . . . . . .64 erasing . . . . . . . . . . . . . . . . . . . . . . . . . .58 programming . . . . . . . . . . . . . . . . . . . . .57 size. . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 EESEC
MORB . . . . . . . . . . . . . . . . . . . . . . . . .138 electrostatic damage . . . . . . . . . . . . . . . . .328 ELSxA/B bits (TIM edge/level select bits)
272,ENSCI bit (enable SCI bit). . . . . . . . .185, 200 EPROM/OTPROM security . . . . . . . . . . . .137 external crystal . . . . . . . . . . . . . . . . . . . . .103 external filter capacitor . . . . . . . . . . .118, 131 external filter capacitor pin (CGMXFC) . . .118 external pin reset. . . . . . . . . . . . . . . . . . . . .90 F
f
BUS (bus frequency) . . . . . . . . . . . . . . . . . .115 FE bit (SCI framing error bit) . . . . . . . . . . .195 FE bit (SCI receiver framing error bit) . . . .211 FEIE bit (SCI framing error interrupt enable bit)
FEIE bit (SCI receiver framing error interrupt
enable bit). . . . . . . . . . . . . . . . . . . .207 flag protection in break mode . . . . . . . . . . 100 f
NOM (nominal center-of-range frequency) . 112 frclk (PLL reference clock frequency). . . . .115 f
RCLK (PLL reference clock frequency) . . . . 112 f
RDV (PLL final reference frequency) . . . . . 112 functional operating range . . . . . . . . . . . . 399 f
VCLK (VCO output frequency) . . . . . . . . . . 112 f
VRS (VCO programmed center-of-range fre-
H
H bit
CCR. . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 I
I bit
CCR. . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 I bit (interrupt mask) . . . . . . . . . . . . . 173, 177 I/O port register summary . . . . . . . . . . . . . 328 I/O registers
locations . . . . . . . . . . . . . . . . . . . . . . . . 24 IAB (internal address bus) . . . . . . . . . . . . 140 IBUS . . . . . . . . . . . . . . . . . . . . . . . . . . . 89, 95 IDLE bit (SCI receiver idle bit). . . . . . 194, 209 idle character . . . . . . . . . . . . . . . . . . . . . . 187 ILAD
SRSR. . . . . . . . . . . . . . . . . . . . . . . . . . 106 ILIE bit (SCI idle line interrupt enable bit)
194,ILOP
SRSR. . . . . . . . . . . . . . . . . . . . . . . . . . 106 ILOP bit (illegal opcode reset bit) . . . . . . . 106 ILTY bit (SCI idle line type bit) . . . . . . . . . 201 IMASK1 bit (IRQ interrupt mask bit) . 173, 177 IMASKK
Keyboard interrupt mask bit. . . . . . . . . 324 index register (H:X) . . . . . . . . . . . . . . . . 70, 98 input capture . . . . . . . . . . . . . . . 256, 281, 298 interrupt
external interrupt pin (IRQ) . . . . . . . . . . 15 interrupt status and control register (ISCR) . .
interrupts
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.