參數(shù)資料
型號: MC68HC11A0CFU2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
封裝: QFP-64
文件頁數(shù): 110/158頁
文件大小: 3803K
代理商: MC68HC11A0CFU2
SERIAL COMMUNICATIONS INTERFACE
MOTOROLA
TECHNICAL DATA
5-11
5
NF — Noise Flag
The noise flag bit is set if there is noise on any of the received bits, including the start
and stop bits. The NF bit is not set until the RDRF flag is set. The NF bit is cleared
when the SCSR is read (with NF set), followed by a read of the SCDR.
FE — Framing Error
The framing error bit is set when no stop bit was detected in the received data charac-
ter. The FE bit is set at the same time as the RDRF is set. If the byte received causes
both framing and overrun errors, the processor will only recognize the overrun error.
The framing error flag inhibits further transfer of data into the SCDR until it is cleared.
The FE bit is cleared when the SCSR is read (with FE equal to one) followed by a read
of the SCDR.
Bit 0 — Not Implemented
This bit always reads zero.
5.8.5 Baud Rate Register (BAUD)
The baud rate register selects the different baud rates which may be used as the rate
control for the transmitter and receiver. The SCP[0:1] bits function as a prescaler for
the SCR[0:2] bits. Together, these five bits provide multiple baud rate combinations for
a given crystal frequency.
TCLR — Clear Baud Rate Counters (Test)
This bit is used to clear the baud rate counter chain during factory testing. TCLR is
zero and cannot be set while in normal operating modes.
SCP1 and SCP0 — SCI Baud Rate Prescaler Selects
The E clock is divided by the factors shown in Table 5-1. This prescaled output pro-
vides an input to a divider which is controlled by the SCR2-SCR0 bits.
SCR2, SCR1, and SCR0 — SCI Baud Rate Selects
These three bits select the baud rates for both the transmitter and the receiver. The
prescaler output described above is further divided by the factors shown in Table 5-2.
7
6543210
$102B
TCLR
0
SCP1
SCP0
RCKB
SCR2
SCR1
SCR0
BAUD
RESET
00000
U
Table 5-1 First Prescaler Stage
SCP1
SCP0
Internal Processor Clock Divided By
00
1
01
3
10
4
11
13
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC11A0CP2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
MC68HC11A8BCFN2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
MC68HC11A8BVP2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
MC68HC11A0CFN2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
MC68HC11A1CFN3 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11A0CFU3 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller
MC68HC11A0CFU4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11A0CP2 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller
MC68HC11A0CP3 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller
MC68HC11A0FB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers