- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371048 > MC68HC11A1CFN2 (MOTOROLA INC) HCMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A1CFN2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | HCMOS Single-Chip Microcontroller |
| 中文描述： | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁(yè)數(shù)： | 87/158頁(yè) |
| 文件大?。?/td> | 776K |
| 代理商： | MC68HC11A1CFN2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
MC68HC11A8
TECHNICAL DATA
RESETS, INTERRUPTS, AND LOW POWER MODES
MOTOROLA
9-7
9
CSEL — A/D/EE Charge Pump Clock Source Select
This bit determines the clocking source for the on-chip A/D and EEPROM charge
pump. When this bit is zero, the MCU E clock drives the A/D system and the EEPROM
charge pump. When CSEL is one, on-chip separate R-C oscillators are enabled and
clock the systems at about 2 MHz. When running with an E clock below 1 MHz, CSEL
must be high to program or erase EEPROM. When operating below 750 kHz E clock
rate, CSEL should be high for A/D conversions. A delay of 10 milliseconds is required
after CSEL is turned on to allow the A/D system to stabilize.
IRQE — IRQ Edge/Level Sensitive
This bit may only be written under special circumstances as described above. When
this bit is clear, the IRQ pin is configured for level sensitive wired-OR operation (low
level) and when it is set, the IRQ pin is configured for edge-only sensitivity (falling edg-
es).
DLY — STOP Exit Turn-On Delay
This bit may only be written under special circumstances as described above. This bit
is set during reset and controls whether or not a relatively long turn-on delay will be
imposed before processing can resume after a STOP period. If an external clock
source is supplied this delay can be inhibited so that processing can resume within a
few cycles of a wake up from STOP mode. When DLY is set, a 4064 E clock cycle de-
lay is imposed to allow oscillator stabilization and when DLY is clear, this delay is by-
passed.
CME — Clock Monitor Enable
This control bit may be read or written at any time and controls whether or not the in-
ternal clock monitor circuit will trigger a reset sequence when a slow or absent system
clock is detected. When it is clear, the clock monitor circuit is disabled and when it is
set, the clock monitor circuit is enabled. Systems operating at or below 200 kHz should
not use the clock monitor function. Reset clears the CME bit.
Bit 2 — Not Implemented
This bit always reads zero.
CR1 and CR0 — COP Timer Rate Selects
These bits may only be written under special circumstances as described above. Re-
fer to
Table 9-1
for the relationship between CR1:CR0 and the COP timeout period.
9.2 Interrupts
When an external or internal (hardware) interrupt occurs, the interrupt is not serviced
until the current instruction being executed is completed. Until the current instruction
is complete, the interrupt is considered pending. After completion of current instruction
execution, unmasked interrupts may be serviced in accordance with an established
fixed hardware priority circuit; however, one l-bit related interrupt source may be dy-
namically elevated to the highest I bit priority position in the hierarchy (see
9.2.5 High-
est Priority I Interrupt Register (HPRIO)
).
Seventeen hardware interrupts and one software interrupt (excluding reset type inter-
rupts) can be generated from all of the possible sources. The interrupts can be divided
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HCP11A1CFN2 | HCMOS Single-Chip Microcontroller |
| MC68HCP11A1CFN3 | HCMOS Single-Chip Microcontroller |
| MC68HCP11A1CP2 | HCMOS Single-Chip Microcontroller |
| MC68HCP11A1CP3 | HCMOS Single-Chip Microcontroller |
| MC68HCP11A1MFN2 | HCMOS Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A1CFN3 | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC11A1CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 256RAM A/D EE RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC68HC11A1CFNE3 | 制造商:Freescale Semiconductor 功能描述:8-BIT MICROCONTROLLER IC |
| MC68HC11A1CFNE3R | 功能描述:8位微控制器 -MCU 8B MCU 256RAM A/D EE RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC68HC11A1CFU2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。