參數(shù)資料
型號(hào): MC68HC11A8BVP2
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: HCMOS Single-Chip Microcontroller
中文描述: 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
封裝: DIP-48
文件頁(yè)數(shù): 40/158頁(yè)
文件大小: 776K
代理商: MC68HC11A8BVP2
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
MOTOROLA
4-2
PARALLEL I/O
MC68HC11A8
TECHNICAL DATA
4
4.3 Simple Strobed I/O
The simple strobed mode of parallel l/O is invoked and controlled by the parallel l/O
control register (PIOC). This mode is selected when the handshake bit (HNDS) in the
PIOC register is clear. Port C becomes a strobed input port with the STRA line as the
edge-detecting latch command input. Also, port B becomes a strobed output port with
the STRB line as the output strobe. The logic sense of the STRB output is selected by
the invert strobe B bit (INVB) in the PIOC register.
4.3.1 Strobed Input Port C
In this mode, there are two addresses where port C may be read, the PORTC data
register and the alternate latched port C register (PORTCL). The data direction regis-
ter still controls the data direction of all port C lines. Even when the strobed input mode
is selected, any or all of the port C lines may still be used for general purpose l/O.
The STRA line is used as an edge-detecting input, and the edge-select for strobe A
(EGA) bit in the PIOC register defines either falling or rising edge as the significant
edge. Whenever the selected edge is detected at the STRA pin, the current logic levels
at port C lines are latched into the PORTCL register and the strobe A flag (STAF) in
the PIOC register is set. If the strobe A interrupt enable (STAI) bit in PIOC is also set,
an internal interrupt sequence is requested. The strobe A flag (STAF) is automatically
cleared by reading the PIOC register (with STAF set) followed by a read of the
PORTCL register. Data is latched in the PORTCL register whether or not the STAF
flag was previously clear.
4.3.2 Strobed Output Port B
In this mode, the STRB pin is a strobe output which is pulsed for two E clock periods
each time there is a write to port B. The INVB bit in the PIOC register controls the po-
larity of the pulse on the STRB line.
4.4 Full Handshake I/O
The full handshake modes of parallel l/O involve port C and the STRA and STRB lines.
There are two basic modes (input and output) and an additional variation on the output
handshake mode that allows three-stated operation of port C. In all handshake modes,
STRA is an edge-detecting input, and STRB is a handshake output line.
When full input handshake protocol is specified, both general purpose input and/or
general purpose output can coexist at port C. When full output handshake protocol is
specified, general purpose output can coexist with the handshake outputs at port C,
but the three-state feature of the output handshake mode interferes with general pur-
pose input in two ways. First, in full output handshake, the port C lines are outputs
whenever STRA is at its active level regardless of the data direction register bits. This
potentially conflicts with any external device trying to drive port C unless that external
device has an open-drain type output driver. Second, the value returned on reads of
port C is the state of the outputs of an internal port C output latch regardless of the
states of the data direction register bits, so that the data written for output handshake
can be read even if the pins are in a three-state condition.
相關(guān)PDF資料
PDF描述
MC68HC11A1CFN2 HCMOS Single-Chip Microcontroller
MC68HCP11A1CFN2 HCMOS Single-Chip Microcontroller
MC68HCP11A1CFN3 HCMOS Single-Chip Microcontroller
MC68HCP11A1CP2 HCMOS Single-Chip Microcontroller
MC68HCP11A1CP3 HCMOS Single-Chip Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11A8FN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcontrollers
MC68HC11A8FN1 制造商:Motorola Inc 功能描述:
MC68HC11A8MCFN2 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller
MC68HC11A8P1 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HC11A8TS 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontrollers