- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371048 > MC68HC11A8MCFN2 (MOTOROLA INC) HCMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A8MCFN2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | HCMOS Single-Chip Microcontroller |
| 中文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁(yè)數(shù)： | 49/158頁(yè) |
| 文件大?。?/td> | 776K |
| 代理商： | MC68HC11A8MCFN2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
MC68HC11A8
TECHNICAL DATA
SERIAL COMMUNICATIONS INTERFACE
MOTOROLA
5-5
5
5.6 Transmit Data (TxD)
Transmit data is the serial data from the internal data bus which is applied through the
serial communications interface to the output line. The transmitter generates a bit time
by using a derivative of the RT clock, thus producing a transmission rate equal to 1/16
that of the receiver sample clock.
5.7 Functional Description
A block diagram of the SCI is shown in
Figure 5-6
. The user has option bits in serial
communications control register 1 (SCCR1) to determine the “wake-up” method
(WAKE bit) and data word length (M bit) of the SCI. Serial communications control reg-
ister 2 (SCCR2) provides control bits which individually enable/disable the transmitter
or receiver (TE and RE, respectively), enable system interrupts (TIE, TCIE, ILIE) and
provide the wake-up enable bit (RWU) and the send break code bit (SBK). The baud
rate register (BAUD) bits allow the user to select different baud rates which may be
used as the rate control for the transmitter and receiver.
Data transmission is initiated by a write to the serial communications data register
(SCDR). Provided the transmitter is enabled, data stored in the SCDR is transferred
to the transmit data shift register. This transfer of data sets the TDRE bit of the SCI
status register (SCSR) and may generate an interrupt if the transmit interrupt is en-
abled. The transfer of data to the transmit data shift register is synchronized with the
bit rate clock (
Figure 5-7
). All data is transmitted LSB first. Upon completion of data
transmission, the transmission complete (TC) bit of the SCSR is set (provided no
pending data, preamble, or break is to be sent), and an interrupt may be generated if
the transmit complete interrupt is enabled. If the transmitter is disabled, and the data,
preamble, or break (in the transmit shift register) has been sent, the TC bit will also be
set. This will also generate an interrupt if the TCIE bit is set. If the transmitter is dis-
abled in the middle of a transmission, that character will be completed before the trans-
mitter gives up control of the TxD pin.
When the SCDR is read, it contains the last data byte received, provided that the re-
ceiver is enabled. The RDRF bit of the SCSR is set to indicate that a data byte has
been transferred from the input serial shift register to the SCDR, which can cause an
interrupt if the receiver interrupt is enabled. The data transfer from the input serial shift
register to the SCDR is synchronized by the receiver bit rate clock. The OR (over-run),
NF (noise), or FE (framing) error bits of the SCSR may be set if data reception errors
occurred.
An idle line interrupt is generated if the idle line interrupt is enabled and the IDLE bit
(which detects idle line transmission) of SCSR is set. This allows a receiver that is not
in the wake-up mode to detect the end of a message, the preamble of a new message,
or to resynchronize with the transmitter. A valid character must be received before the
idle line condition or the IDLE bit will not be set and an idle line interrupt will not be
generated.
5.8 SCI Registers
There are five registers used in the serial communications interface and the operation
of these registers is discussed in the following paragraphs. Reference should be made
to the block diagram shown in
Figure 5-6
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A8BCFN2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCFU2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BMP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BVP2 | HCMOS Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A8P1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HC11A8TS | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontrollers |
| MC68HC11A8VCFN2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A8VCFU2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11AOFNR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。