參數(shù)資料
型號： MC68L11D0FN2
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
封裝： PLASTIC, LCC-44
文件頁數(shù)： 68/131頁
文件大?。?/td> 1640K
代理商： MC68L11D0FN2
MC68HC11D3
OPERATING MODES AND ON-CHIP MEMORY
MOTOROLA
TECHNICAL DATA
4-7
The values of the RBOOT, SMOD, IRVNE, and MDA at reset depend on the mode dur-
ing initialization. Refer to Table 4-2.
RBOOT — Read Bootstrap ROM
Has meaning only when the SMOD bit is a one (special bootstrap mode or special test
mode). At all other times this bit is clear and cannot be written.
0 = Bootloader ROM disabled and not in map
1 = Bootloader ROM enabled and located in map at $BF40–$BFFF
SMOD — Special Mode Select
This bit reflects the inverse of the MODB input pin at the rising edge of reset. It is set
if the MODB input pin is low during reset. If MODB is high during reset, it is cleared.
SMOD can be cleared under software control from the special modes, thus changing
the operating mode of the MCU. SMOD can never be set by software.
0 = Normal mode variation in effect
1 = Special mode variation in effect
MDA — Mode Select A
The mode select A bit reflects the status of the MODA input pin at the rising edge of
reset. While the SMOD bit is set (special bootstrap or special test mode in effect), the
MDA bit can be written, thus changing the operating mode of the MCU. When the
SMOD bit is clear, the MODA bit is read-only and the operating mode cannot be
changed without going through a reset sequence.
0 = Normal single-chip or special bootstrap mode in effect
1 = Normal expanded or special test mode in effect
IRVNE — Internal Read Visibility/Not E
The IRVNE control bit allows internal read accesses to be available on the external
data bus during factory testing or emulation. If this capability is used for other purpos-
es, bus conflicts can occur because the bidirectional data bus is driven out during a
read of internal addresses, even though the R/W line suggests a high impedance
read mode.
0 = No internal read visibility on external bus
1 = Internal read data driven out data bus
In single-chip modes, this bit determines whether the E clock drives out of the chip.
0 = E driven out
1 = E pin driven low
HPRIO — Highest Priority I-Bit Interrupt and Miscellaneous
$003C
Bit 7
654321
Bit 0
RBOOT
SMOD
MDA
IRVNE
PSEL3
PSEL2
PSEL1
PSEL0
RESET:
—
0101
相關PDF資料
PDF描述
MC68HC11D0CFN3R2 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC44
MC68L11D0CFB2R2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44
MC68HC11D3CFB1 8-BIT, OTPROM, 1 MHz, MICROCONTROLLER, PQFP44
MC68HC11D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
MC68HC11D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
相關代理商/技術(shù)參數(shù)
參數(shù)描述
MC68L11D0FNE2 功能描述:8位微控制器 -MCU 8B MCU 192RAM LVDC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68L11E0FN2 制造商:Rochester Electronics LLC 功能描述:8-BIT MCU,512RAM,A/D,LVDC - Bulk
MC68L11E0FNE2 功能描述:IC MCU 8BIT LV 512RAM 52-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC11 標準包裝:1 系列:87C 核心處理器:MCS 51 芯體尺寸:8-位 速度:16MHz 連通性:SIO 外圍設備:- 輸入/輸出數(shù):32 程序存儲器容量:8KB（8K x 8） 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:外部 工作溫度:0°C ~ 70°C 封裝/外殼:44-DIP 包裝:管件 其它名稱:864285
MC68L11E1CFNE2 功能描述:8位微控制器 -MCU 8B MCU RAM EE A/D LVDC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
MC68L11E1FNE2 功能描述:8位微控制器 -MCU 8B MCU RAM EE A/D LVD RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*