參數(shù)資料
型號(hào): MC68MH360CVR25L
廠商: Freescale Semiconductor
文件頁數(shù): 121/158頁
文件大小: 0K
描述: IC MPU QUICC 25MHZ 357-PBGA
標(biāo)準(zhǔn)包裝: 44
系列: M683xx
處理器類型: M683xx 32-位
速度: 25MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
Chapter 4. QMC Exceptions
4.1.1 Global Underrun (GUN)
The QMC performs the following actions when it detects a GUN event:
Transmits an abort sequence of minimum sixteen 1’s in each time slot.
Generates an interrupt request to the host (if enabled) and sets the GUN bit in the
SCCE register.
Stops reading data from buffer.
Sends IDLEs or FLAGs in all time slots depending on channel mode settings until
the host does the following:
Host initializes all transmitting channels and time slots by preparing all buffer
descriptors for transmission (R bits are set) and setting the POL bit. No other re-
initialization is needed.
4.1.2 Global Overrun (GOV) in the FIFO
A global overrun affects all channels operating from an SCC. Following GOV, the QMC
performs the following:
Updates the RSTATE register to prevent further reception on this channel. Bit 20 in
the RSTATE register indicates that the receiver is stopped.
Generates an interrupt request to the host (if enabled) and sets the GOV bit in the
SCCE.
Stops writing data to all channel’s buffers.
Waits for host to initialize all the receiving channels by setting rst the ZDSTATE
followed by the RSTATE to their initial values.
4.1.3 Restart from a Global Error
The last two bullets in the above two sections describe the only steps necessary for re-
initialization. The transmit and receive sections must be restarted individually for each
separate logical channel.
For details about initialization, see Chapter 6, “QMC Initialization.”
4.2 SCC Event Register (SCCE)
The QMC’s SCCE is a word-length register used to report events and generate interrupt
requests. See Figure 4-2 and Table 4-1 for SCCE eld descriptions. For each of its ags, a
corresponding programmable mask/enable bit in the SCCM determines whether an
interrupt request is generated. If a bit in the SCCM register is zero, the corresponding
interrupt ag does not survive, and the CPM does not proceed with its usual interrupt
handling. If a bit in the SCCM is set, the corresponding interrupt ag in the SCCE survives,
and the SCC event bit is set in the CPM interrupt-pending register. See Figure 4-3 for
SCCM assignments.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
HMC40DTEI CONN EDGECARD 80POS .100 EYELET
FMC50DRAS-S734 CONN EDGECARD 100PS .100 R/A SLD
EMC40DTEF CONN EDGECARD 80POS .100 EYELET
AMM22DREI CONN EDGECARD 44POS .156 EYELET
EMC49DTES CONN EDGECARD 98POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360CZP25L 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68MH360CZQ25L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360EM25L 功能描述:IC MPU QUICC ETHER 25MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
MC68MH360EM33K 制造商:Motorola Inc 功能描述:
MC68MH360EM33L 功能描述:IC MPU QUICC ETHER 33MHZ 240FQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤