參數(shù)資料
型號(hào)： MC7445ARX1000LF
廠商： 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述： RISC Microprocessor Hardware Specifications
中文描述： RISC微處理器硬件規(guī)格
文件頁(yè)數(shù)： 22/64頁(yè)
文件大?。?/td> 1127K
代理商： MC7445ARX1000LF
MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1
22
Freescale Semiconductor
Electrical and Thermal Characteristics
More specifically, certain signals within groups should be delay-matched with others in the same group while
intergroup routing is less critical. Only the address and control signals are common to both SRAMs and additional
timing margin is available for these signals. The double-clocked data signals are grouped with individual clocks as
shown in
Figure 9
or
Figure 11
, depending on the type of SRAM. For example, for the MSUG2 DDR SRAM (see
Figure 9
); L3DATA[0:31], L3DP[0:3], and L3_CLK[0] form a closely coupled group of outputs from the MPC7455;
while L3DATA[0:15], L3DP[0:1], and L3_ECHO_CLK[0] form a closely coupled group of inputs.
The
MPC7450 RISC Microprocessor Family User’s Manual
refers to logical settings called ‘sample points’ used in
the synchronization of reads from the receive FIFO. The computation of the correct value for this setting is
system-dependent and is described in the
MPC7450 RISC Microprocessor Family User’s Manual
. Three
specifications are used in this calculation and are given in
Table 11
. It is essential that all three specifications are
included in the calculations to determine the sample points, as incorrect settings can result in errors and
unpredictable behavior. For more information, see the
MPC7450 RISC Microprocessor Family User’s Manual.
5.2.4.1 L3 Bus AC Specifications for DDR MSUG2 SRAMs
When using DDR MSUG2 SRAMs at the L3 interface, the parts should be connected as shown in
Figure 9
.
Outputs from the MPC7455 are actually launched on the edges of an internal clock phase-aligned to SYSCLK
(adjusted for core and L3 frequency divisors). L3_CLK0 and L3_CLK1 are this internal clock output with 90° phase
delay, so outputs are shown synchronous to L3_CLK0 and L3_CLK1. Output valid times are typically negative
when referenced to L3_CLK
n
because the data is launched one-quarter period before L3_CLK
n
to provide adequate
setup time at the SRAM after the delay-matched address, control, data, and L3_CLK
n
signals have propagated
across the printed-wiring board.
Inputs to the MPC7455 are source-synchronous with the CQ clock generated by the DDR MSUG2 SRAMs. These
CQ clocks are received on the L3_ECHO_CLK
n
inputs of the MPC7455. An internal circuit delays the incoming
L3_ECHO_CLK
n
signal such that it is positioned within the valid data window at the internal receiving latches. This
delayed clock is used to capture the data into these latches which comprise the receive FIFO. This clock is
asynchronous to all other processor clocks. This latched data is subsequently read out of the FIFO synchronously to
the processor clock. The time between writing and reading the data is set by the using the sample point settings
defined in the L3CR register.
Table 11. Sample Points Calculation Parameters
Parameter
Symbol
Max
Unit
Notes
Delay from processor clock to internal_L3_CLK
t
AC
3/4
t
L3_CLK
1
Delay from internal_L3_CLK to L3_CLKn output pins
t
CO
3
ns
2
Delay from L3_ECHO_CLKn to receive latch
t
ECI
3
ns
3
Notes
:
1. This specification describes a logical offset between the internal clock edge used to launch the L3 address and
control signals (this clock edge is phase-aligned with the processor clock edge) and the internal clock edge used to
launch the L3_CLKn signals. With proper board routing, this offset ensures that the L3_CLKn edge will arrive at the
SRAM within a valid address window and provide adequate setup and hold time. This offset is reflected in the L3
bus interface AC timing specifications, but must also be separately accounted for in the calculation of sample points
and, thus, is specified here.
2. This specification is the delay from a rising or falling edge on the internal_L3_CLK signal to the corresponding rising
or falling edge at the L3CLKn pins.
3. This specification is the delay from a rising or falling edge of L3_ECHO_CLKn to data valid and ready to be sampled
from the FIFO.
相關(guān)PDF資料
PDF描述
MC7445ARX1000LG RISC Microprocessor Hardware Specifications
MC7447A PowerPC microprocessor
MC7447AHX1000NB PowerPC microprocessor
MC7447AHX1167NB PowerPC microprocessor
MC74F126J 4-Bit Buffer/Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC7445ARX1000LG 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MC7445ARX733LF 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MC7445ARX733LG 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MC7445ARX867LF 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
MC7445ARX867LG 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*