參數(shù)資料
型號: MC8640DTHX1250HE
廠商: Freescale Semiconductor
文件頁數(shù): 52/130頁
文件大?。?/td> 0K
描述: IC DUAL CORE PROCESSOR 1023-CBGA
標準包裝: 1
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.25GHz
電壓: 1.05V
安裝類型: 表面貼裝
封裝/外殼: 1023-BCBGA,F(xiàn)CCBGA
供應(yīng)商設(shè)備封裝: 1023-FCCBGA(33x33)
包裝: 托盤
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 3
28
Freescale Semiconductor
Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management
clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back out
onto the TSECn_GTX_CLK pin (while transmit data appears on TSECn_TXD[7:0], for example). It is
intended that external receivers capture eTSEC transmit data using the clock on TSECn_GTX_CLK as a
source- synchronous timing reference. Typically, the clock edge that launched the data can be used, since
the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is
relationship between the maximum FIFO speed and the platform speed. For more information, see
NOTE
The phase between the output clocks TSEC1_GTX_CLK and
TSEC2_GTX_CLK (ports 1 and 2) is no more than 100 ps. The phase
between the output clocks TSEC3_GTX_CLK and TSEC4_GTX_CLK
(ports 3 and 4) is no more than 100 ps.
A summary of the FIFO AC specifications appears in Table 26 and Table 27.
Table 26. FIFO Mode Transmit AC Timing Specification
At recommended operating conditions with L/TVDD of 3.3 V ± 5% and 2.5 V ± 5%.
Parameter
Symbol
Min
Typ
Max
Unit
TX_CLK, GTX_CLK clock period (GMII mode)
tFIT
8.4
8.0
100
ns
TX_CLK, GTX_CLK clock period (Encoded mode)
tFIT
6.4
8.0
100
ns
TX_CLK, GTX_CLK duty cycle
tFITH/tFIT
45
50
55
%
TX_CLK, GTX_CLK peak-to-peak jitter
tFITJ
250
ps
Rise time TX_CLK (20%–80%)
tFITR
0.75
ns
Fall time TX_CLK (80%–20%)
tFITF
0.75
ns
FIFO data TXD[7:0], TX_ER, TX_EN setup time to
GTX_CLK
tFITDV
2.0
ns
GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold
time
tFITDX
0.5
3.0
ns
Table 27. FIFO Mode Receive AC Timing Specification
At recommended operating conditions with L/TVDD of 3.3 V ± 5% and 2.5 V ± 5%.
Parameter
Symbol
Min
Typ
Max
Unit
RX_CLK clock period (GMII mode)
tFIR
1
8.4
8.0
100
ns
RX_CLK clock period (Encoded mode)
tFIR
6.4
8.0
100
ns
RX_CLK duty cycle
tFIRH/tFIR
45
50
55
%
RX_CLK peak-to-peak jitter
tFIRJ
250
ps
Rise time RX_CLK (20%–80%)
tFIRR
0.75
ns
Fall time RX_CLK (80%–20%)
tFIRF
0.75
ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK
tFIRDV
1.5
ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK
tFIRDX
0.5
ns
相關(guān)PDF資料
PDF描述
MC8640TVU1250HE IC MPU SGL CORE E600 1023FCCBGA
ABB110DHBD CONN EDGECARD 220PS R/A .050 SLD
MC68060RC50 IC MPU 32BIT 50MHZ 206-PGA
MC7448TVU1267ND IC MPU SGL E600 CORE 360-FCCBGA
GMC36DTEN CONN EDGECARD 72POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8640DTHX1250N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications
MC8640DTVJ1067NE 功能描述:IC MPU E600 DUAL CORE 1023FCCBGA 制造商:nxp usa inc. 系列:MPC86xx 包裝:托盤 零件狀態(tài):在售 核心處理器:PowerPC e600 核數(shù)/總線寬度:2 ??,32 位 速度:1.067GHz 協(xié)處理器/DSP:- RAM 控制器:DDR,DDR2 圖形加速:無 顯示與接口控制器:- 以太網(wǎng):10/100/1000 Mbps(4) SATA:- USB:- 電壓 - I/O:1.8V,2.5V,3.3V 工作溫度:-40°C ~ 105°C(TA) 安全特性:- 封裝/外殼:1023-BCBGA,F(xiàn)CCBGA 供應(yīng)商器件封裝:1023-FCCBGA(33x33) 附加接口:DUART,HSSI,I2C,RapidIO 標準包裝:24
MC8640DTVU1000H 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8640xTxxyyyyaC Series
MC8640DTVU1000HC 功能描述:微處理器 - MPU G8 REV2.1 1.05V -40/105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC8640DTVU1000HE 功能描述:微處理器 - MPU G8 REV3.0 0.95V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324