參數(shù)資料
型號: MC8641THX1000NC
廠商: Freescale Semiconductor
文件頁數(shù): 74/130頁
文件大?。?/td> 0K
描述: MPU E600 SGL CORE 994-FCCBGA
標準包裝: 1
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.0GHz
電壓: 0.95V
安裝類型: 表面貼裝
封裝/外殼: 994-BCBGA,F(xiàn)CCBGA
供應(yīng)商設(shè)備封裝: 994-FCCBGA(33x33)
包裝: 托盤
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 2
48
Freescale Semiconductor
Local Bus
LGTA/LUPWAIT input hold from local bus clock
tLBIXKL2
–1.3
ns
4, 5
LALE output transition to LAD/LDP output transition (LATCH
hold time)
tLBOTOT
1.5
ns
6
Local bus clock to output valid (except LAD/LDP and LALE)
tLBKLOV1
—–0.3
ns
Local bus clock to data valid for LAD/LDP
tLBKLOV2
—–0.1
ns
4
Local bus clock to address valid for LAD
tLBKLOV3
—0
ns
4
Local bus clock to LALE assertion
tLBKLOV4
—0
ns
4
Output hold from local bus clock (except LAD/LDP and LALE)
tLBKLOX1
–3.2
ns
4
Output hold from local bus clock for LAD/LDP
tLBKLOX2
–3.2
ns
4
Local bus clock to output high Impedance (except LAD/LDP
and LALE)
tLBKLOZ1
—0.2
ns
7
Local bus clock to output high impedance for LAD/LDP
tLBKLOZ2
—0.2
ns
7
Notes:
1. The symbols used for timing specifications herein follow the pattern of t(First two letters of functional block)(signal)(state) (reference)(state)
for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1 symbolizes local bus
timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes high (H), in this case
for clock one(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go high (H), with respect
to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to local bus clock for PLL bypass mode. Timings may be negative with respect to the local bus
clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK
by tLBKHKT.
3. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between
complementary signals at BVDD/2.
4. All signals are measured from BVDD/2 of the rising edge of local bus clock for PLL bypass mode to 0.4 x BVDD of the signal
in question for 3.3-V signaling levels.
5. Input timings are measured at the pin.
6. The value of tLBOTOT is the measurement of the minimum time between the negation of LALE and any change in LAD
7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
8. Guaranteed by characterization.
Table 42. Local Bus Timing Parameters—PLL Bypassed (continued)
Parameter
Symbol 1
Min
Max
Unit
Notes
相關(guān)PDF資料
PDF描述
CAT93C56YI-GT3 IC EEPROM 2KBIT 2MHZ 8TSSOP
MC8641THX1000GC MPU E600 SGL CORE 994-FCCBGA
MC8641HX1500KC MPU E600 SGL CORE 994-FCCBGA
SLW14R-5C7LF SLW14R-5C7LF FFC/FPC CONN
MC8641HX1500KB MPU E600 SGL CORE 994-FCCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC8641THX1250G 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8641xTxxnnnnxC Series
MC8641THX1250H 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8641xTxxnnnnxC Series
MC8641THX1250HC 功能描述:MPU E600 SGL CORE 994-FCCBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC86xx 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC8641THX1250J 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8641xTxxnnnnxC Series
MC8641THX1250N 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8641xTxxnnnnxC Series