- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄181334 > MC88LV915TFN (MOTOROLA INC) LVCMOS/LVTTL SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC88LV915TFN |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | LVCMOS/LVTTL SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 122K |
| 代理商： | MC88LV915TFN |
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
31
Low Voltage Low Skew
CMOS PLL Clock Driver,
3-State
The MC88LV915T Clock Driver utilizes phase–locked loop technology
to lock its low skew outputs’ frequency and phase onto an input reference
clock. It is designed to provide clock distribution for high performance
PC’s and workstations.
The PLL allows the high current, low skew outputs to lock onto a single
clock input and distribute it with essentially zero delay to multiple
components on a board. The PLL also allows the MC88LV915T to
multiply a low frequency input clock and distribute it locally at a higher
(2X) system frequency. Multiple 88LV915’s can lock onto a single
reference clock, which is ideal for applications when a central system
clock must be distributed synchronously to multiple boards (see Figure 4
on Page 39).
Five “Q” outputs (Q0–Q4) are provided with less than 500 ps skew between their rising edges. The Q5 output is inverted (180
°
phase shift) from the “Q” outputs. The 2X_Q output runs at twice the “Q” output frequency, while the Q/2 runs at 1/2 the “Q”
frequency.
The VCO is designed to run optimally between 20 MHz and the 2X_Q Fmax specification. The wiring diagrams in Figure 2
detail the different feedback configurations which create specific input/output frequency relationships. Possible frequency ratios
of the “Q” outputs to the SYNC input are 2:1, 1:1, and 1:2.
The FREQ_SEL pin provides one bit programmable divide–by in the feedback path of the PLL. It selects between divide–by–1
and divide–by–2 of the VCO before its signal reaches the internal clock distribution section of the chip (see the block diagram on
page 2). In most applications FREQ_SEL should be held high (
÷1). If a low frequency reference clock input is used, holding
FREQ_SEL low (
÷2) will allow the VCO to run in its optimal range (>20MHz).
In normal phase–locked operation the PLL_EN pin is held high. Pulling the PLL_EN pin low disables the VCO and puts the
88LV915T in a static “test mode”. In this mode there is no frequency limitation on the input clock, which is necessary for a low
frequency board test environment. The second SYNC input can be used as a test clock input to further simplify board–level
testing (see detailed description on page 11).
Pulling the OE/RST pin low puts the clock outputs 2X_Q, Q0–Q4, Q5 and Q/2 into a high impedance state (3–state). After the
OE/RST pin goes back high Q0–Q4, Q5 and Q/2 will be reset in the low state, with 2X_Q being the inverse of the selected SYNC
input. Assuming PLL_EN is low, the outputs will remain reset until the 88LV915 sees a SYNC input pulse.
A lock indicator output (LOCK) will go high when the loop is in steady–state phase and frequency lock. The LOCK output will
go low if phase–lock is lost or when the PLL_EN pin is low. The LOCK output will go high no later than 10ms after the 88LV915
sees a SYNC signal and full 5V VCC.
Features
Five Outputs (Q0–Q4) with Output–Output Skew < 500 ps each being phase and frequency locked to the SYNC input
The phase variation from part–to–part between the SYNC and FEEDBACK inputs is less than 550 ps (derived from the tPD
specification, which defines the part–to–part skew)
Input/Output phase–locked frequency ratios of 1:2, 1:1, and 2:1 are available
Input frequency range from 5MHz – 2X_Q FMAX spec.
Additional outputs available at 2X and +2 the system “Q” frequency. Also a Q (180° phase shift) output available
All outputs have ±36 mA drive (equal high and low) at CMOS levels, and can drive either CMOS or TTL inputs. All inputs
are TTL–level compatible.
±88mA IOL/IOH specifications guarantee 50 transmission line switching on the incident edge
Test Mode pin (PLL_EN) provided for low frequency testing. Two selectable CLOCK inputs for test or redundancy pur-
poses. All outputs can go into high impedance (3–state) for board test purposes
Lock Indicator (LOCK) accuracy indicates a phase–locked state
Yield Surface Modeling and YSM are trademarks of Motorola, Inc.
Rev 3
2
Order Number: MC88LV915T/D
Rev 3, 08/2001
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MC88LV915T
LOW SKEW CMOS
PLL CLOCK DRIVER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC908QY4MDWER | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MC912B32MFU8R2 | 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP80 |
| MC932-11 | 0.1 A, 2 ELEMENT, SILICON, SIGNAL DIODE |
| MC9S12K | Microcontrollers |
| MCA3703 | 1000 mA, 100 V, N-CHANNEL, Si, SMALL SIGNAL, MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC88LV915TFNR2 | 功能描述:IC DRIVER CLK PLL 100MHZ 28-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MC88LV926 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:LOW SKEW CMOS PLL 68060 CLOCK DRIVER |
| MC88LV926DW | 制造商:Integrated Device Technology Inc 功能描述:IDT MC88LV926DW PLL - Rail/Tube 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:FIVE DISTRIBUTED-OUTPUT CLOCK DRIVER, 20 Pin, Plastic, SOP |
| MC88LV926DWR2 | 功能描述:IC DRIVER CLK PLL 66MHZ 20-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT |
| MC88LV926EG | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類(lèi)型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):93786AFT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。