- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69030 > MC8DE16G5APP-0XA FLASH MEMORY DRIVE CONTROLLER, PQFP PDF資料下載
參數(shù)資料
| 型號： | MC8DE16G5APP-0XA |
| 元件分類： | 存儲(chǔ)控制器/管理單元 |
| 英文描述： | FLASH MEMORY DRIVE CONTROLLER, PQFP |
| 封裝： | LQFP |
| 文件頁數(shù)： | 9/62頁 |
| 文件大?。?/td> | 740K |
| 代理商： | MC8DE16G5APP-0XA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
NAND Flash-based Solid State Disk
17
Nov. 15. 2006
Table 2 - PIO data transfer to/from device
NOTE:
1. t0 is the minimum total cycle time, t2 is the minimum DIOR-/DIOW- assertion time, and t21 is the minimum DIOR-/DIOW- negation time. A host imple-
mentation shall lengthen t2 and/or t2i to ensure that t0 is equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device
implementation shall support any legal host implementation.
2. This parameter specifies the time from the negation edge of DIOR- to the time that the data bus is released by the device.
3. The delay from the activation of DIOR- or DIOW- until the state of IORDY is first sampled. If IORDY is inactive then the host shall wait until IORDY is
active before the PIO cycle is completed. If the device is not driving IORDY negated at the tA after the activation of DIOR- or DIOW-, then t5 shall be met
and tRD is not applicable. If the device is driving IORDY negated at the time tA after the activation of DIOR- or DIOW-, then tRD shall be met and t5 is not
applicable.
4. Mode may be selected at the highest mode for the device if CS(1:0) and AD(2:0) do not change between read or write cycles or selected at the high-
est mode supported by the slowest device if CS(1:0) or AD(2:0) do change between read or write cycles.
PIO timing parameters
Mode 0ns Mode 1ns Mode 2ns Mode 3ns Mode 4ns
Note
t0
Cycle time
min
600
383
240
180
120
1,4
t1
Address valid to DIOR-/DIOW- setup
min
70
50
30
25
t2
DIOR-/DIOW-
min
165
125
100
80
70
1
t2i
DIOR-/DIOW- recovery time
min
-
70
25
1
t3
DIOW- data setup
min
60
45
30
20
t4
DIOW- data hold
min
30
20
15
10
t5
DIOR- data setup
min
50
35
20
t6
DIOR- data hold
min
5
t6Z
DIOR- data tristate
max
30
2
t9
DIOR-/DIOW- to address valid hold
min
20
15
10
tRD
Read Data Valid to IORDY active
(if IORDY initially low after tA )
min
0
000
tA
IORDY setup time
35
3
tB
IORDY pulse width
max
1250
tC
IORDY assertion to release
max
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCAQE32G8APP-0XA | FLASH MEMORY DRIVE CONTROLLER, PQFP |
| MC908AZ32AVFU | 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC908AZ32ACFU | 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC908AZ32AMFU | 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 |
| MC908AZ32AMFUE | 8-BIT, FLASH, 8.4 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC8DE16G5APP-0XA00 | 制造商:Samsung Semiconductor 功能描述: |
| MC8F-1 | 制造商:SPC Multicomp 功能描述:TRANSFORMER VARIABLE 8A |
| MC8F-1 | 制造商:SPC Multicomp 功能描述:TRANSFORMER VARIABLE 8A |
| MC8M | 制造商:G & J HALL 功能描述:STEP DRILL MULTICUT 14-24MM X 2MM |
| MC8MD9P1B10M2RES | 制造商:SPC Multicomp 功能描述:SWITCH DPST OFF-MOM PCB 制造商:SPC Multicomp 功能描述:SWITCH, DPST, OFF-MOM, PCB 制造商:SPC Multicomp 功能描述:SWITCH, DPST, OFF-MOM, PCB; Contact Configuration:DPST; Switch Operation:Off-(On); Contact Voltage AC Nom:20V; IP Rating:(Not Available); Contact Voltage DC Nom:20V; Contact Current Max:400mA; Actuator Style:Round; Switch ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。