參數(shù)資料
型號： MC9S12B128VPV25
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP112
封裝： LQFP-112
文件頁數(shù)： 12/132頁
文件大?。?/td> 1842K
代理商： MC9S12B128VPV25
Device User Guide —9S12B128DGV1/D V01.13
109
A.5 Reset, Oscillator and PLL
This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and
Phase-Locked-Loop (PLL).
A.5.1 Startup
Table A-19 summarizes several startup characteristics explained in this section. Detailed description of
the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.
Table A-19 Startup Characteristics
A.5.1.1 POR
The release level VPORD (see Table A-17) and the assert level VPORA (see Table A-17) are derived from
the VDD Supply. They are also valid if the device is powered externally. After releasing the POR reset the
oscillator and the clock quality check are started. If after a time tCQOUT no valid oscillation is detected, the
MCU will start using the internal self clock. The fastest startup time possible is given by nuposc.
A.5.1.2 LVR
The assert level VLVRA (see Table A-17) is derived from the VDD Supply. After releasing the LVR reset
the oscillator and the clock quality check are started. If after a time tCQOUT no valid oscillation is detected,
the MCU will start using the internal self clock. The fastest startup time possible is given by nuposc.
A.5.1.3 SRAM Data Retention
Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing
code when VDD5 is out of specification limits, the SRAM contents integrity is guaranteed if after the reset
the PORF bit in the CRG Flags Register has not been set.
A.5.1.4 External Reset
When external reset is asserted for a time greater than PWRSTL the CRG module generates an internal
reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an
oscillation before reset.
Conditions are shown in Table A-4 unless otherwise noted
Num C
Rating
Symbol
Min
Typ
Max
Unit
1
D Reset input pulse width, minimum input time
PWRSTL
2
tosc
2
D Startup from Reset
nRST
192
196
nosc
3
D Interrupt pulse width, IRQ edge-sensitive mode
PWIRQ
20
ns
4
D Wait recovery startup time
tWRS
14
tcyc
5
T Voltage Regulator Return from Pseudo Stop
tvup
100
s
相關PDF資料
PDF描述
MC9S12B128MFU25 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC9S12B64CFU16 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80
MC9S12C32CFU16 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80
MC9S12GC16VFU25 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC9S12GC32MFU25 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
相關代理商/技術參數(shù)
參數(shù)描述
MC9S12B128VPVE 功能描述:16位微控制器 - MCU 9S12B128 - STURGEON RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
MC9S12B128VPVER 功能描述:16位微控制器 - MCU 9S12B128 - STURGEON RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
MC9S12B256CFU 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC9S12B256CPVE 功能描述:16位微控制器 - MCU BARRACUDA4 MOS13 L01Y RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
MC9S12B256MFUE 功能描述:16位微控制器 - MCU BARRACUDA4 L01Y EPP RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*