參數(shù)資料
型號： MCM16Y1BGCFT16
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 16-BIT, MROM, MICROCONTROLLER, PQFP160
封裝： QFP-160
文件頁數(shù)： 8/138頁
文件大?。?/td> 784K
代理商： MCM16Y1BGCFT16
MC68HC16Y1
MOTOROLA
MC68HC16Y1TS/D
105
7.2.2 SPI Registers
The programmer's model for the SPI consists of the MCCI global and pin control registers, the SPI con-
trol register (SPCR), the SPI status register (SPSR), and the SPI data register (SPSR). All SPI registers
can be read and written by the CPU. SPCR must be initialized before the SPI is enabled to ensure de-
fined operation. The SPI is enabled by setting the SPE bit in SPCR. Reset values are shown below each
register.
SPCR contains parameters for configuring the SPI. The CPU has read and write access to all control
bits, but the MCCI has read access only to all bits except SPE. Writing a new value to SPCR while the
SPI is enabled disrupts operation. Writing the same value into SPCR while the SPI is enabled has no
effect on SPI operation.
SPIE — SPI Interrupt Enable
0 = SPI interrupts disabled
1 = SPI interrupts enabled
SPE — SPI Enable
0 = SPI is disabled. SPI pins can be used for general-purpose I/O.
1 = SPI is enabled. Pins allocated by PMCPAR are controlled by the SPI.
WOMP — Wired-OR Mode for SPI Pins
0 = Outputs have normal MOS drivers.
1 = Pins designated for output by DDRMC have open-drain drivers.
WOMP allows SPI pins to be connected for wired-OR operation, regardless of whether they are used
for general-purpose output or for SPI output. WOMP affects the pins whether the SPI is enabled or dis-
abled.
MSTR — Master/Slave Mode Select
0 = SPI is a slave device and only responds to externally generated serial data.
1 = SPI is system master and can initiate transmission to external SPI devices.
MSTR configures the SPI for either master or slave mode operation. This bit is cleared on reset and
may only be written by the CPU.
CPOL — Clock Polarity
0 = The inactive state value of SCK is logic level zero.
1 = The inactive state value of SCK is logic level one.
CPOL is used to determine the inactive state value of the serial clock (SCK). It is used with CPHA to
produce a desired clock/data relationship between master and slave devices.
CPHA — Clock Phase
0 = Data captured on the leading edge of SCK and changed on the following edge of SCK.
1 = Data is changed on the leading edge of SCK and captured on the following edge of SCK.
CPHA determines which edge of SCK causes data to change and which edge causes data to be cap-
tured. CPHA is used with CPOL to produce a desired clock/data relationship between master and slave
devices. CPHA is set at reset.
LSBF — Least Significant Bit First
0 = Serial data transfer starts with MSB
1 = Serial data transfer starts with LSB
SPCR — SPI Control Register
$YFFC38
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SPIE
SPE
WOMP
MSTR
CPOL
CPHA
LSBF
SIZE
BAUD
RESET:
0
1
0
1
0
相關(guān)PDF資料
PDF描述
M68HC16Y1CFC 16-BIT, MROM, MICROCONTROLLER, PQFP16
MCV14AI/SL 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14
MCV14ATI/SL 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14
MCV14AI/P 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDIP14
MD8031AHB883B 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM16Z2BCFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics
MCM16Z2BCFC16B1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics
MCM16Z2BCFC20 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Symbols and Operators, CPU16 Register Mnemonics
MCM16Z2BCFC20B1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual
MCM16Z2BCFC25 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series users manual
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*