- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371094 > MCM69R818AZP8R (MOTOROLA INC) 4M Late Write HSTL PDF資料下載
參數(shù)資料
| 型號： | MCM69R818AZP8R |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 4M Late Write HSTL |
| 中文描述： | 256K X 18 LATE-WRITE SRAM, 4 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119 |
| 文件頁數(shù)： | 18/20頁 |
| 文件大小： | 224K |
| 代理商： | MCM69R818AZP8R |
MCM69R736A
MCM69R818A
18
MOTOROLA FAST SRAM
STANDARD (PUBLIC) INSTRUCTION CODES
Instruction
Code*
Description
EXTEST
000
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all
RAM outputs to High–Z state. *NOT 1149.1 COMPLIANT*
IDCODE
001**
Preloads ID register and places it between TDI and TDO.
Does not affect RAM operation.
SAMPLE / PRELOAD
100
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not
affect RAM operation.
Does not implement 1149.1 Preload function. * NOT 1149.1 COMPLIANT *
BYPASS
111
Places bypass register between TDI and TDO.
Does not affect RAM operation.
SAMPLE–Z
010
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all
RAM output drivers to High–Z.
*Instruction codes expressed in binary, MSB on left, LSB on right.
**Default instruction automatically loaded at power–up and in test–logic–reset state.
STANDARD (PRIVATE) INSTRUCTION CODES
Instruction
Code*
Description
NO OP
011
Do not use these instructions; they are reserved for future use.
NO OP
101
Do not use these instructions; they are reserved for future use.
NO OP
110
Do not use these instructions; they are reserved for future use.
*Instruction codes expressed in binary, MSB on left, LSB on right.
CAPTURE–DR
EXIT1–DR
EXIT2–DR
UPDATE–DR
CAPTURE–IR
EXIT1–IR
EXIT2–IR
UPDATE–IR
SHIFT–IR
PAUSE–IR
SHIFT–DR
PAUSE–DR
TEST–LOGIC
RESET
RUN–TEST/
IDLE
SELECT
DR–SCAN
SELECT
IR–SCAN
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
NOTE: The value adjacent to each state transition represents the signal present at TMS at the rising edge of TCK.
0
Figure 6. TAP Controller State Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM69R819A | 4M-bit Synchronous Late Write Fast SRAM(4M位同步遲寫、快速靜態(tài)RAM) |
| MCM69R820AZP6 | 4M Late Write 2.5 V I/O |
| MCM69R738AZP5 | 4M Late Write 2.5 V I/O |
| MCM69R820AZP5 | 4M Late Write 2.5 V I/O |
| MCM69R738AZP5R | 4M Late Write 2.5 V I/O |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM69R818C | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write HSTL |
| MCM69R818CZP4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write HSTL |
| MCM69R818CZP4.4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write HSTL |
| MCM69R818CZP4.4R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write HSTL |
| MCM69R818CZP4R | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write HSTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。