參數(shù)資料
型號： MCP2510T-E/P
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDIP18
封裝： 0.300 INCH, PLASTIC, DIP-18
文件頁數(shù)： 30/76頁
文件大?。?/td> 1076K
代理商： MCP2510T-E/P
MCP2510
DS21291C-page 36
Preliminary
1999 Microchip Technology Inc.
5.1
Time Quanta
The Time Quanta is a fixed unit of time derived from the
oscillator period. There is a programmable baud-rate
prescaler, with integral values ranging from 1 to 64, in
addition to a fixed divide by two for clock generation.
Time quanta is defined as:
TQ = 2 * (Baud Rate +1) * TOSC
where Baud Rate is the binary value represented by
CNF1.BRP<5:0>
For some examples:
If Fosc = 16 MHz, BRP<5:0> = 00h, and Nominal Bit
Time = 8 TQ;
then TQ = 125 nsec and Nominal Bit Rate = 1 Mb/s
If FOSC = 20 MHz, BRP<5:0> = 01h, and Nominal Bit
Time = 8 TQ;
then TQ = 200nsec and Nominal Bit Rate = 625 Kb/s
If Fosc = 25 MHz, BRP<5:0> = 3Fh, and Nominal Bit
Time = 25 TQ;
then TQ = 5.12 usec and Nominal Bit Rate = 7.8 Kb/s
The frequencies of the oscillators in the different nodes
must be coordinated in order to provide a system-wide
specified nominal bit time. This means that all oscilla-
tors must have a TOSC that is a integral divisor of TQ. It
should also be noted that although the number of TQ is
programmable from 4 to 25, the usable minimum is 6
TQ. Attempting to a bit time of less than 6 TQ in length
is not guaranteed to operate correctly
5.2
Synchronization Segment
This part of the bit time is used to synchronize the var-
ious CAN nodes on the bus. The edge of the input sig-
nal is expected to occur during the sync segment. The
duration is 1 TQ.
5.3
Propagation Segment
This part of the bit time is used to compensate for phys-
ical delay times within the network. These delay times
consist of the signal propagation time on the bus line
and the internal delay time of the nodes. The delay is
calculated as being the round trip time from transmitter
to receiver (twice the signal’s propagation time on the
bus line), the input comparator delay, and the output
driver delay. The length of the Propagation Segment
can be programmed from 1 TQ to 8 TQ by setting the
PRSEG2:PRSEG0 bits of the CNF2 register (Table
6-2).
The total delay is calculated from the following individ-
ual delays:
- 2 * physical bus end to end delay; TBUS
- 2 * input comparator delay; TCOMP (depends
on application circuit)
- 2 * output driver delay; TDRIVE (depends on
application circuit)
- 1 * input to output of CAN controller; TCAN
(maximum defined as 1 TQ + delay ns)
-TPROPOGATION = 2 * (TBUS + TCOMP + TDRIVE)
+ TCAN
- Prop_Seg = TPROPOGATION / TQ
5.4
Phase Buffer Segments
The Phase Buffer Segments are used to optimally locate
the sampling point of the received bit within the nominal
bit time. The sampling point occurs between phase seg-
ment 1 and phase segment 2. These segments can be
lengthened or shortened by the resynchronization pro-
cess (see Section 5.7.2). Thus, the variation of the val-
ues of the phase buffer segments represent the DPLL
functionality. The end of phase segment 1 determines
the sampling point within a bit time. phase segment 1 is
programmable from 1 TQ to 8 TQ in duration. Phase seg-
ment 2 provides delay before the next transmitted data
transition and is also programmable from 1 TQ to 8 TQ in
duration (however due to IPT requirements the actual
minimum length of phase segment 2 is 2 TQ - see Sec-
tion 5.6 below), or it may be defined to be equal to the
greater of phase segment 1 or the Information Process-
ing Time (IPT). (see Section 5.6).
5.5
Sample Point
The Sample Point is the point of time at which the bus
level is read and value of the received bit is determined.
The Sampling point occurs at the end of phase seg-
ment 1. If the bit timing is slow and contains many TQ,
it is possible to specify multiple sampling of the bus line
at the sample point. The value of the received bit is
determined to be the value of the majority decision of
three values. The three samples are taken at the sam-
ple point, and twice before with a time of TQ/2 between
each sample.
5.6
Information Processing Time
The Information Processing Time (IPT) is the time seg-
ment, starting at the sample point, that is reserved for
calculation of the subsequent bit level. The CAN speci-
fication defines this time to be less than or equal to 2 TQ.
The MCP2510 defines this time to be 2 TQ. Thus, phase
segment 2 must be at least 2 TQ long.
相關(guān)PDF資料
PDF描述
MCZ33781EK SPECIALTY MICROPROCESSOR CIRCUIT, PDSO32
MD1802FH 10 A, 700 V, NPN, Si, POWER TRANSISTOR, TO-220AB
MD1802FX 10 A, 700 V, NPN, Si, POWER TRANSISTOR
MD1803DFH 10 A, 700 V, NPN, Si, POWER TRANSISTOR, TO-220AB
MD2001FX 12 A, 700 V, NPN, Si, POWER TRANSISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP2510T-I/SO 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Stand-alone CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
MCP2510T-I/ST 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Stand-alone CAN RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
MCP2515 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone CAN Controller With SPI Interface
MCP2515_12 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Stand-Alone CAN Controller with SPI Interface
MCP2515DM-BM 功能描述:網(wǎng)絡(luò)開發(fā)工具 CAN Bus Monitor Demo Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*