- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9394 > MCP4018T-503E/LT (Microchip Technology)IC DGTL POT 50K 128TAPS SC70-6 PDF資料下載
參數(shù)資料
| 型號： | MCP4018T-503E/LT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 28/51頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT 50K 128TAPS SC70-6 |
| 標準包裝： | 1 |
| 接片： | 128 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標準值 150 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | I²C |
| 電源電壓： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-TSSOP，SC-88，SOT-363 |
| 供應商設備封裝： | SC-70-6 |
| 包裝： | 標準包裝 |
| 產品目錄頁面： | 674 (CN2011-ZH PDF) |
| 其它名稱： | MCP4018T-503E/LTDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
MCP4017/18/19
DS22147A-page 34
2009 Microchip Technology Inc.
5.2
I2C Bit Definitions
I2C bit definitions include:
Figure 5-8 shows the waveform for these states.
5.2.1
START BIT
The Start bit (see Figure 5-2) indicates the beginning of
a data transfer sequence. The Start bit is defined as the
SDA signal falling when the SCL signal is “High”.
FIGURE 5-2:
Start Bit.
5.2.2
DATA BIT
The SDA signal may change state while the SCL signal
is Low. While the SCL signal is High, the SDA signal
MUST be stable (see Figure 5-3).
FIGURE 5-3:
Data Bit.
5.2.3
ACKNOWLEDGE (A) BIT
The A bit (see Figure 5-4) is a response from the Slave
device to the Master device. Depending on the context
of the transfer sequence, the A bit may indicate
different things. Typically the Slave device will supply
an A response after the Start bit and 8 “data” bits have
been received. The A bit will have the SDA signal low.
FIGURE 5-4:
Acknowledge Waveform.
If the Slave Address is not valid, the Slave Device will
issue a Not A (A). The A bit will have the SDA signal
high.
If an error condition occurs (such as an A instead of A)
then an START bit must be issued to reset the
command state machine.
TABLE 5-1:
MCP4017/18/19 A / A
RESPONSES
5.2.4
REPEATED START BIT
The Repeated Start bit (see Figure 5-5) indicates the
current
Master
Device
wishes
to
continue
communicating with the current Slave Device without
releasing the I2C bus. The Repeated Start condition is
the same as the Start condition, except that the
Repeated Start bit follows a Start bit (with the Data bits
+ A bit) and not a Stop bit.
The Start bit is the beginning of a data transfer
sequence and is defined as the SDA signal falling when
the SCL signal is “High”.
FIGURE 5-5:
Repeat Start Condition
Waveform.
SDA
SCL
S
1st Bit
2nd Bit
SDA
SCL
S
1st Bit
2nd Bit
A
8
D0
9
SDA
SCL
Event
Acknowledge
Bit Response
Comment
General Call
A
Slave Address
valid
A
Slave Address
not valid
A
Bus Collision
N.A.
I2C Module Resets,
or a “Don’t Care” if
the collision occurs
on the Masters
“Start bit”.
Note 1: A bus collision during the Repeated Start
condition occurs if:
SDA is sampled low when SCL goes
from low to high.
SCL goes low before SDA is asserted
low. This may indicate that another mas-
ter is attempting to transmit a data "1".
SDA
SCL
Sr = Repeated Start
1st Bit
相關PDF資料 |
PDF描述 |
|---|---|
| VI-23H-MW | CONVERTER MOD DC/DC 52V 100W |
| DS1743-100+ | IC RTC RAM Y2K 5V 100NS 28-EDIP |
| VI-23F-MX-B1 | CONVERTER MOD DC/DC 72V 75W |
| VI-23F-MW | CONVERTER MOD DC/DC 72V 100W |
| VI-23D-MX-B1 | CONVERTER MOD DC/DC 85V 75W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MCP4019 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70 |
| MCP4019-103E/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70 |
| MCP4019-104E/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70 |
| MCP4019-502E/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70 |
| MCP4019-503E/LT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:7-Bit Single I2C? Digital POT with Volatile Memory in SC70 |
發(fā)布緊急采購，3分鐘左右您將得到回復。