fSCL 0" />
參數(shù)資料
型號: MCP4725A1T-E/CH
廠商: Microchip Technology
文件頁數(shù): 25/50頁
文件大?。?/td> 0K
描述: IC DAC 12BIT EE W/I2C SOT23-6
標(biāo)準(zhǔn)包裝: 1
設(shè)置時間: 6µs
位數(shù): 12
數(shù)據(jù)接口: EEPROM,I²C,串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: SOT-23-6
供應(yīng)商設(shè)備封裝: SOT-23-6
包裝: 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): *
產(chǎn)品目錄頁面: 673 (CN2011-ZH PDF)
配用: MCP4725DM-PTPLS-ND - BOARD DAUGHTER PICTAIL MCP4725
其它名稱: MCP4725A1T-E/CHDKR
2009 Microchip Technology Inc.
DS22039D-page 31
MCP4725
High Speed Mode (Note 5)
Clock frequency
fSCL
0—
3.4
MHz
Cb = 100 pF
0—
1.7
MHz
Cb = 400 pF
Clock high time
THIGH
60
ns
Cb = 100 pF, fSCL = 3.4 MHz
120
ns
Cb = 400 pF, fSCL = 1.7 MHz
Clock low time
TLOW
160
ns
Cb = 100 pF, fSCL = 3.4 MHz
320
ns
Cb = 400 pF, fSCL = 1.7 MHz
SCL rise time
TR:SCL
40
ns
From VIL to VIH,
Cb = 100 pF, fSCL = 3.4 MHz
80
ns
From VIL to VIH,
Cb = 400 pF, fSCL = 1.7 MHz
SCL fall time
TF:SCL
40
ns
From VIH to VIL,
Cb = 100 pF, fSCL = 3.4 MHz
80
ns
From VIH to VIL,
Cb = 400 pF, fSCL = 1.7 MHz
SDA rise time
TR: DAT
80
ns
From VIL to VIH,
Cb = 100 pF, fSCL = 3.4 MHz
160
ns
From VIL to VIH,
Cb = 400 pF, fSCL = 1.7 MHz
SDA fall time
TF: DAT
80
ns
From VIH to VIL,
Cb = 100 pF, fSCL = 3.4 MHz
160
ns
From VIH to VIL,
Cb = 400 pF, fSCL = 1.7 MHz
Data hold time
THD:DAT
0
70
ns
Cb = 100 pF, fSCL = 3.4 MHz
0
150
ns
Cb = 400 pF, fSCL = 1.7 MHz
Output valid from clock
(Notes 2 and 3)
TAA
150
ns
Cb = 100 pF, fSCL = 3.4 MHz
310
ns
Cb = 400 pF, fSCL = 1.7 MHz
START condition hold time
THD:STA
160
ns
After this period, the first clock
pulse is generated
START (Repeated) condition
setup time
TSU:STA
160
ns
Data input setup time
TSU:DAT
10
ns
STOP condition setup time
TSU:STO
160
ns
TABLE 7-1:
I2C SERIAL TIMING SPECIFICATIONS (CONTINUED)
Electrical Specifications: Unless otherwise specified, all limits are specified for TA = -40 to +85°C, VDD = +2.7V to +5.0V, VSS = 0V.
Parameters
Sym
Min
Typ
Max
Units
Conditions
Note 1:
This parameter is ensured by characterization and not 100% tested.
2:
This specification is not a part of the I2C specification. This specification is equivalent to the Data Hold Time (THD:DAT)
plus SDA Fall (or rise) time: TAA = THD:DAT + TF (OR TR).
3:
If this parameter is too short, it can create an unintended START or STOP condition to other devices on the same bus
line. If this parameter is too long, Clock Low time (TLOW) can be affected.
4:
For Data Input: This parameter must be longer than tSP. If this parameter is too long, the Data Input Setup (TSU:DAT) or
Clock Low time (TLOW) can be affected.
For Data Output: This parameter is characterized, and tested indirectly by testing TAA parameter.
5:
All timing parameters in high-speed modes are tested at VDD = 5V.
相關(guān)PDF資料
PDF描述
M83723/95A1404N CONN PLUG 4POS STRAIGHT W/SCKT
VI-BTH-MY-F1 CONVERTER MOD DC/DC 52V 50W
VI-BTF-MY-F4 CONVERTER MOD DC/DC 72V 50W
MS27496E13B4P CONN RCPT 4POS BOX MNT W/PINS
MCP4725A0T-E/CH IC DAC 12BIT W/I2C SOT23A-6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCP4725A2T-E/CH 功能描述:數(shù)模轉(zhuǎn)換器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MCP4725A2T-E/CH-CUT TAPE 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6
MCP4725A3T-E/CH 功能描述:數(shù)模轉(zhuǎn)換器- DAC Sngl 12-B NV DAC w/ I2C interface RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MCP4725A3T-E/CH-CUT TAPE 制造商:Microchip 功能描述:MCP4725 Series 1 Ch I2C EEPROM Memory 5.5 V 12-Bit D/A Converter SMT - SOT-23-6
MCP4725DM-PTPLS 功能描述:子卡和OEM板 MCP4725 DAC PICTail Plus Daughter Board RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit