- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5633 > MCP6V28T-E/MNY (Microchip Technology)IC OPAMP AUTO-ZERO SGL 8MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | MCP6V28T-E/MNY |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 18/50頁 |
| 文件大小： | 0K |
| 描述： | IC OPAMP AUTO-ZERO SGL 8MSOP |
| 標(biāo)準(zhǔn)包裝： | 3,300 |
| 放大器類型： | 自動(dòng)調(diào)零 |
| 電路數(shù)： | 1 |
| 輸出類型： | 滿擺幅 |
| 轉(zhuǎn)換速率： | 1 V/µs |
| 增益帶寬積： | 2MHz |
| 電流 - 輸入偏壓： | 7pA |
| 電壓 - 輸入偏移： | 2µV |
| 電流 - 電源： | 620µA |
| 電流 - 輸出 / 通道： | 22mA |
| 電壓 - 電源，單路/雙路(±)： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 8-TDFN（2x3） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
2011 Microchip Technology Inc.
DS25007B-page 25
MCP6V26/7/8
4.3.6
CAPACITIVE LOADS
Driving large capacitive loads can cause stability
problems for voltage feedback op amps. As the load
capacitance increases, the feedback loop’s phase
margin decreases and the closed-loop bandwidth is
reduced. This produces gain peaking in the frequency
response, with overshoot and ringing in the step
response. These auto-zeroed op amps have a different
output impedance than most op amps, due to their
unique topology.
When driving a capacitive load with these op amps, a
improves the feedback loop’s phase margin (stability)
by making the output load resistive at higher
frequencies. The bandwidth will be generally lower
than the bandwidth with no capacitive load.
FIGURE 4-7:
Output Resistor, RISO,
Stabilizes Capacitive Loads.
different capacitive loads and gains. The x-axis is the
normalized load capacitance (CL/GN2). The y-axis is
the normalized resistance (GNRISO).
GN is the circuit’s noise gain. For non-inverting gains,
GN and the Signal Gain are equal. For inverting gains,
GN is 1+|Signal Gain| (e.g., -1 V/V gives GN = +2 V/V).
FIGURE 4-8:
Recommended RISO values
for Capacitive Loads.
After selecting RISO for your circuit, double check the
resulting frequency response peaking and step
response overshoot. Modify RISO's value until the
response is reasonable. Bench evaluation and
simulations with the MCP6V26/7/8 SPICE macro
model are helpful.
4.3.7
STABILIZING OUTPUT LOADS
This family of auto-zeroed op amps has an output
impedance (Figure 2-31 and Figure 2-32) that has a
double zero when the gain is low. This can cause a
large phase shift in feedback networks that have low
resistance near the part’s bandwidth. This large phase
shift can cause stability problems.
Figure 4-9 shows that the load on the output is
(RL +RISO)||(RF +RG), where RISO is before the load
(like Figure 4-7). This load needs to be large enough to
maintain stability; it should be at least (2 k
Ω)/GN.
FIGURE 4-9:
Output Load.
4.3.8
GAIN PEAKING
Figure 4-10 shows an op amp circuit that represents
non-inverting amplifiers (VM is a DC voltage and VP is
the input) or inverting amplifiers (VP is a DC voltage
and VM is the input). The capacitances CN and CG rep-
resent the total capacitance at the input pins; they
include the op amp’s common mode input capacitance
(CCM), board parasitic capacitance and any capacitor
placed in parallel. The capacitance CFP represents the
parasitic capacitance coupling the output and
non-inverting input pins.
FIGURE 4-10:
Amplifier with Parasitic
Capacitance.
CG acts in parallel with RG (except for a gain of +1 V/V),
which causes an increase in gain at high frequencies.
CG also reduces the phase margin of the feedback
loop, which becomes less stable. This effect can be
reduced by either reducing CG or RF||RG.
CN and RN form a low-pass filter that affects the signal
at VP. This filter has a single real pole at 1/(2πRNCN).
RISO
CL
VOUT
U1
MCP6V2X
1
10
100
1000
1.E-10
1.E-09
1.E-08
1.E-07
1.E-06
CL/GN
2 (F)
Recommended
G
N
R
ISO
()
100p
1n
10n
100n
1μ
1
10
100
1k
GN = 1
GN = 2
GN = 5
GN 10
RG
RF
VOUT
RL
CL
U1
MCP6V2X
RF
CG
RN
VOUT
U1
MCP6V2X
RG
VM
VP
CFP
CN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 151250-2420-TB | CONN HEADER 2MM 50PS DL SMD 30AU |
| ISL28148FHZ-T7 | IC OPAMP SGL/DUAL 4.5MHZ SOT23-6 |
| MCP6V28T-E/SN | IC OPAMP AUTO-ZERO SGL 8SOIC |
| TSW-140-25-T-S-RA | CONN HEADER 40POS .100" SNGL R/A |
| MCP6V28T-E/MS | IC OPAMP AUTO-ZERO SGL 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP6V31T-E/OT | 功能描述:運(yùn)算放大器 - 運(yùn)放 Single, Zero Drift Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V31T-E/OT-CUT TAPE | 制造商:Microchip Technology 功能描述:Cut Tape 制造商:Microchip Technology 功能描述:SP Amp Zero Drift Amplifier Single R-R I/O 5.5V 5-Pin SOT-23 T/R |
| MCP6V31UT-E/LT | 功能描述:運(yùn)算放大器 - 運(yùn)放 Single, Zero Drift Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V31UT-E/OT | 功能描述:運(yùn)算放大器 - 運(yùn)放 Single, Zero Drift Op Amp, E Temp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| MCP6V31UT-E/OT-CUT TAPE | 制造商:Microchip Technology 功能描述:Cut Tape 制造商:Microchip Technology 功能描述:SP Amp Zero Drift Amplifier Single R-R I/O 5.5V 5-Pin SOT-23 T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。