參數(shù)資料
型號: MCR705JP7CDWE
廠商: Freescale Semiconductor
文件頁數(shù): 118/164頁
文件大?。?/td> 0K
描述: MCU 8BIT 224B RAM 28-SOIC
標準包裝: 26
系列: HC05
核心處理器: HC05
芯體尺寸: 8-位
速度: 2.1MHz
連通性: SIO
外圍設(shè)備: POR,溫度傳感器,WDT
輸入/輸出數(shù): 22
程序存儲器容量: 6KB(6K x 8)
程序存儲器類型: OTP
RAM 容量: 224 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
包裝: 管件
Port A
MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
57
PDICL — Lower Port C Pulldown Inhibit Bits (MC68HC705JP7)
Writing to this write-only bit controls the port C pulldown devices on the lower four bits (PC0–PC3).
Reading these pulldown register A bits returns undefined data. Reset clears bit PDICL.
1 = Lower four port C pins pulldown devices turned off
0 = Lower four port C pins pulldown devices turned on if pin has been programmed by the DDRC
to be an input
PDIA5–PDIA0 — Port A Pulldown Inhibit Bits
Writing to these write-only bits controls the port A pulldown devices. Reading these pulldown register
A bits returns undefined data. Reset clears bits PDIA5–PDIA0.
1 = Corresponding port A pin pulldown device turned off
0 = Corresponding port A pin pulldown device turned on if pin has been programmed by the DDRA
to be an input
7.2.4 Port A External Interrupts
The PIRQ bit in the MOR enables the PA3–PA0 pins to serve as external interrupt pins in addition to the
IRQ/VPP pin. The active interrupt state for the PA3–PA0 pins is a logic 1 or a rising edge. A state of the
PIRQ bit in the MOR determines whether external interrupt inputs are edge-sensitive only or both edge-
and level-sensitive. Port A interrupts are also interactive with each other and the IRQ/VPP pin as described
NOTE
When testing for external interrupts, the BIH and BIL instructions test the
voltage on the IRQ/VPP pin, not the state of the internal IRQ signal.
Therefore, BIH and BIL cannot test the port A external interrupt pins.
7.2.5 Port A Logic
When a PA0:PA5 pin is programmed as an output, reading the port bit actually reads the value of the data
latch and not the voltage on the pin itself. When a PA0:PA5 pin is programmed as an input, reading the
port bit reads the voltage level on the pin. The data latch can always be written, regardless of the state of
its DDR bit. Figure 7-4 shows the I/O logic of PA0–PA5 pins of port A.
The data latch can always be written, regardless of the state of its DDR bits. Table 7-1 summarizes the
operations of the port A pins.
Table 7-1. Port A Pin Functions
Port A
Pin(s)
SWPDI
(in MOR)
Port A
PORTA Access
(Pin or Data Register)
Result on
Port A Pins
PDIAx
DDRAx(1)
1. DDRA can always be read or written.
Read
Write
Pulldown
Pin
PA0
PA1
PA2
PA3
PA4
PA5
000
Pin
Data
On
PAx in
010
Pin
Data
Off
PAx in
1
X
0
Pin
Data
Off
PAx in
X(2)
2. Don’t care
X(2)
1
Data
Off
PAx out
相關(guān)PDF資料
PDF描述
MCHC705JP7CDWE IC MCU 8BIT 224 BYTES RAM 28SOIC
LF13WBJ-20P CONN JACK WATERPROOF 20POS MALE
MK20DX128VMP5 IC ARM CORTEX MCU 128KB 64BGA
MC908AP8ACBE IC MCU 8K FLASH 8MHZ 42-SDIP
VE-2N2-IY-F2 CONVERTER MOD DC/DC 15V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCR706A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR706AT4 功能描述:SCR 400V 4A RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube
MCR706AT4G 功能描述:SCR THY 4A 400V SCR RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube
MCR707A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR708A 功能描述:SCR 600V 4A RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube