- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11713 > MCZ33905S5EK (Freescale Semiconductor)IC SYSTEM BASIS CHIP GEN2 32SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33905S5EK |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 59/106頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYSTEM BASIS CHIP GEN2 32SOIC |
| 標準包裝： | 42 |
| 應用： | 系統(tǒng)基礎芯片 |
| 接口： | CAN，LIN |
| 電源電壓： | 5.5 V ~ 27 V |
| 封裝/外殼： | 32-BSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 供應商設備封裝： | 32-SOICW 裸露焊盤 |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Analog Integrated Circuit Device Data
56
Freescale Semiconductor
33903/4/5
CAN INTERFACE
CAN INTERFACE DESCRIPTION
When the CAN interface is in Normal mode, the driver has
two states: recessive or dominant. The driver state is
controlled by the TXD pin. The bus state is reported through
the RXD pin.
When TXD is high, the driver is set in the recessive state,
and CANH and CANL lines are biased to the voltage set with
5 V-CAN divided by 2, or approx. 2.5 V.
When TXD is low, the bus is set into the dominant state,
and CANL and CANH drivers are active. CANL is pulled low
and CANH is pulled high.
The RXD pin reports the bus state: CANH minus the CANL
voltage is compared versus an internal threshold (a few
hundred mV).
If “CANH minus CANL” is below the threshold, the bus is
recessive and RXD is set high.
If “CANH minus CANL” is above the threshold, the bus is
dominant and RXD is set low.
The SPLIT pin is active and provides a 2.5 V biasing to the
SPLIT output.
TXD/RXD Mode and Slew Rate Selection
The CAN signal slew rate selection is done via the SPI. By
default and if no SPI is used, the device is in the fastest slew
rate. Three slew rates are available. The slew rate controls
the recessive to dominant, and dominant to recessive
transitions. This also affects the delay time from the TXD pin
to the bus and from the bus to the RXD. The loop time is thus
affected by the slew rate selection.
Minimum Baud Rate
The minimum baud rate is determined by the shortest TXD
permanent dominant timing detection. The maximum number
of consecutive dominant bits in a frame is 12 (6 bits of active
error flag and its echo error flag).
The shortest TXD dominant detection time of 300
s lead
to a single bit time of: 300
s / 12 = 25 s.
So the minimum Baud rate is 1 / 25
s = 40 kBaud.
Sleep Mode
Sleep mode is a reduced current consumption mode.
CANH and CANL drivers are disabled and CANH and CANL
lines are terminated to GND via the RIN resistor, the SPLIT
pin is high-impedance. In order to monitor bus activities, the
CAN Wake-up receiver can be enabled. It is supplied
internally from VSUP/2.
Wake-up events occurring on the CAN bus pin are
reporting by dedicated flags in SPI and by INT pulse, and
results in a device Wake-up if the device was in LP mode.
When the device is set back into Normal mode, CANH and
CANL are set back into the recessive level. This is illustrated
in Figure 34.
.
Figure 34. Bus Signal in TXD/RXD and LP Mode
Wake-up
When the CAN interface is in Sleep mode with Wake-up
enabled, the CAN bus traffic is detected. The CAN bus Wake-
up is a pattern Wake-up. The Wake-up by the CAN is enabled
or disabled via the SPI.
CANL
CANH
TXD
RXD
2.5 V
CANL-DOM
CANH-DOM
CANL/CANH-REC
2.5 V
High ohmic termination (50 kohm) to GND
SPLIT
Dominant state
Recessive state
Bus Driver
Receiver
(bus dominant set by other IC)
High-impedance
Normal or Listen Only mode
Go to sleep,
CANH-CANL
Sleep or Stand-by mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150C36H150BL2 | CONVERTER MOD DC/DC 36V 150W |
| C8051F985-GM | IC MCU 8BIT 2KB FLASH 20QFN |
| 901-9610-3SF | CONN SMA BULKHEAD JACK CRIMP |
| V150C36H150BF3 | CONVERTER MOD DC/DC 36V 150W |
| V24A28E500BF3 | CONVERTER MOD DC/DC 28V 500W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33905S5EK/R2 | 制造商:Freescale Semiconductor 功能描述:IC SBC GEN2 CAN LIN X1 32SOIC 制造商:Freescale Semiconductor 功能描述:IC, SBC, GEN2, CAN, LIN X1, 32SOIC |
| MCZ33905S5EKR2 | 功能描述:CAN 接口集成電路 5V SBC HSCAN SNGL LIN RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33905S5R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
| MCZ33927EK | 功能描述:功率驅(qū)動器IC THREE PHASE PRE- DRIVER RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| MCZ33927EK/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Three-Phase Field Effect Transistor Pre-Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。