參數(shù)資料
型號(hào): MF0640M-07AFxx
廠商: Mitsubishi Electric Corporation
英文描述: RESISTOR: 75.0K, 1/10W, 1%, PACKAGE 0805
中文描述: 16位產(chǎn)品數(shù)據(jù)總線閃存阿拉木圖PC卡
文件頁(yè)數(shù): 4/32頁(yè)
文件大?。?/td> 211K
代理商: MF0640M-07AFXX
MITSUBISHI STORAGE CARD
Preliminary
ATA PC CARDS
MITSUBISHI
ELECTRIC
4
Oct.1999 Rev. 0.2
Signal Description(Continued)
Signal Name
Attribute Memory Select[REG#]
(PC Card Memory Mode)
Attribute Memory Select[REG#]
(PC Card I/O Mode)
Attribute Memory Select[REG#]
(IDE ATA Interface)
Battery Voltage Detect[BVD2]
(PC Card Memory Mode)
Audio Digital Waveform[SPKR#]
(PC Card I/O Mode)
DASP#
(IDE ATA Interface)
Card Reset[RESET]
(PC Card Memory Mode)
Card Reset[RESET]
(PC Card I/O Mode)
Card Reset[RESET#]
(IDE ATA Interface)
Wait[WAIT#]
(PC card Memory Mode)
Wait[WAIT#]
(PC card I/O Mode)
IORDY
(IDE ATA Interface)
Input Port Acknowledge[INPACK#]
(PC Card I/O Mode)
Input Port Acknowledge[INPACK#]
(IDE ATA Interface)
Battery Voltage Detect[BVD1]
(PC Card Memory Mode)
STSCHG#
(PC Card I/O Mode)
I/O
I
Pin No.
Description
61
When this signal is asserted, access is limited to
Attribute Memory with OE#/WE# and I/O Space with
IORD#/IOWR#.
This input signal is not used for this mode and should
be connected to Vcc by the host.
This output is driven to a high-level.
O
62
SPKR# is kept negated because this Card does not
have digital audio output.
This signal is the DISK Active/Slave Present signal in
the Master/Slave handshake protocol.
By assertion of this signal, all registers of this Card
are cleared. This signal should be kept to High-Z by
the host for at least 1ms after Vcc applied.
I/O
I
58
This input pin is the active low hardware reset from
the host.
This signal is asserted to delay completion of the
memory or I/O access cycle.
O
59
O
60
This signal is asserted when the Card is selected and
can respond to an I/O Read cycle at the
address on the address bus.
O
63
This output is driven to a high-level.
This signal is asserted low to alert the host to
changes in the status of Configuration Status
Register in the Attribute Memory Space.
This signal is the Pass Diagnostic signal in the
Master/Slave handshake protocol.
VS1 is grounded so that the Card CIS can be read at
3.3V and VS2 is N.C.
This signal is not used for this mode.
PDIAG#
(IDE ATA Interface)
Voltage Sense[VS1, VS2]
I/O
O
43, 57
Cable Select[CSEL]
(PC card Memory Mode)
Cable Select[CSEL]
(PC card I/O Mode)
Cable Select[CSEL]
(IDE ATA Interface)
-
56
-
I
This signal is used to configure this Card as a Master
or a Slave. When this signal is grounded, this Card is
configured as a Master. When this signal is Open,
this Card is configure as a Slave.
5V or 3.3V power.
Ground.
Vcc
GND
-
-
17, 51
1, 34, 35, 68
相關(guān)PDF資料
PDF描述
MF0640M-07BFxx 8/16-bit Data Bus Flash ATA PC Card
MF0512M-07BTxx Triaxial Cable; Coaxial RG/U Type:59; Impedance:75ohm; Conductor Size AWG:20; No. Strands x Strand Size:Solid; Jacket Material:Foam HDPE; Leaded Process Compatible:Yes RoHS Compliant: Yes
MF0128M-07BTxx 8/16-bit Data Bus Flash ATA PC Card
MF1009S-1 RF/Coaxial Connector; RF Coax Type:BNC; Contact Termination:Twist On; Body Style:Straight Plug; RG Cable Type:58, 58A, 58C, 141, 303, LMR195, Belden 7806A RoHS Compliant: Yes
MF1012S-1 FOR GPS SYSTEM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MF0640M-07BFXX 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8/16-bit Data Bus Flash ATA PC Card
MF0701 制造商:KYUNG NAM ELECTRONICS 功能描述:T1 LAMP,48V 25MA
MF070G/R 制造商:Brady Corporation 功能描述:SIGN KEEP THIS AREA CLEAR 300X250
MF070G/S 制造商:Brady Corporation 功能描述:SIGN KEEP THIS AREA CLEAR 300X250
MF0801 制造商:KYUNG NAM ELECTRONICS 功能描述:T1 LAMP,60V 20MA