參數(shù)資料
型號: MH16S64AMA-10
廠商: Mitsubishi Electric Corporation
元件分類: 圓形連接器
英文描述: Circular Connector; No. of Contacts:22; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:12-35 RoHS Compliant: No
中文描述: 1073741824位(16777216 -文字,64位)SynchronousDRAM
文件頁數(shù): 17/52頁
文件大?。?/td> 1042K
代理商: MH16S64AMA-10
MH16S64AMA -8,-10,-12
1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
MITSUBISHI LSIs
( / 52 )
17
MITSUBISHI
ELECTRIC
4. Mar.1997
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0127-0.0
Bank Activation and Precharge All (BL=4, CL=3)
CK
Command
A0-9,11
A10
BA0,1
DQ
ACT
Xa
Xa
00
READ
Y
0
00
Qa0
Qa1
Qa2
Qa3
ACT
Xb
Xb
01
PRE
tRRD
tRCD
1
ACT
Xb
Xb
01
Precharge all
tRAS
tRP
OPERATION DESCRIPTION
BANK ACTIVATE
The SDRAM has two independent banks. Each bank is activated by the ACT command with
the bank address(BA0,1). A row is indicated by the row address A11-0. The minimum
activation interval between one bank and the other bank is tRRD.
PRECHARGE
The PRE command deactivates indicated by BA. When both banks are active, the precharge
all command(PREA,PRE + A10=H) is available to deactivate them at the same time. After tRP
from the precharge, an ACT command can be issued.
READ
After tRCD from the bank activation, a READ command can be issued. 1st output date is
available after the /CAS Latency from the READ, followed by (BL-1) consecutive date when
the Burst Length is BL. The start address is specified by A9-0, and the address sequence of
burst data is defined by the Burst Type. A READ command may be applied to any active bank,
so the row precharge time(tRP) can be hidden behind continuous output data(in case of BL=8)
by interleaving the dual banks. When A10 is high at a READ command, the
auto-precharge(READA) is performed. Any command (READ, WRITE, PRE, ACT) to the
same bank is inhibited till the internal precharge is complete. The internal precharge start
timing depends on /CAD Latency. The next ACT command can be issued after tRP from the
internal precharge timing.
相關(guān)PDF資料
PDF描述
MH16S64AMA-12 JT 22C 22#22D PIN RECP
MH16S64AMA-8 JT 22C 22#22D SKT WALL RECP
MH16S64APFC-7 1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM
MH16S64APFC-7L 1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM
MH16S64APFC-8 1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH16S64AMA-12 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
MH16S64AMA-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
MH16S64APFC-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM
MH16S64APFC-7L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM
MH16S64APFC-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:1,073,741,824-BIT (16,777,216 - WORD BY 64-BIT)SynchronousDRAM