參數(shù)資料
型號： MH32V725BST-5
廠商： Mitsubishi Electric Corporation
英文描述： HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM
中文描述： 超頁模式2415919104 -位（33554432 - Word的72 -位）動態(tài)隨機(jī)存儲器
文件頁數(shù)： 7/22頁
文件大小： 135K
代理商： MH32V725BST-5
MITSUBISHI LSIs
MH32V725BST -5, -6
Preliminary Spec.
MITSUBISHI
ELECTRIC
27/Jul./1998
HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM
MIT - DS - 0237-0.0
Read and Refresh Cycles
Limits
Parameter
Symbol
Unit
-5
(Note 22)
(Note 22)
Write Cycle (Early Write and Delayed Write)
10000
10000
0
0
84
50
8
29
19
-6
31
13
19
13
Min
Max
Limits
Parameter
Symbol
Unit
(Note 24)
10000
10000
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
8
8
0
84
50
8
29
19
14
8
-6
14
tWC
tRAS
tCAS
tCSH
tRSH
tWCS
tWCH
tCWL
tRWL
tWP
tDS
tDH
Write cycle time
/RAS iow pulse width
/CAS iow pulse width
/CAS hold time after /RAS iow
/RAS hold time after /CAS low
Write setup time before /CAS low
Write hold time after /CAS low
/CAS hold time after /W low
/RAS hold time after W low
Write pulse width
Data setup time before /CAS low or W low
Data hold time after /CAS low or W low
-5
Min
Max
Note 22: Either tRCH or tRRH must be satisfied for a read cycle.
-6
10000
10000
Min
104
60
10
34
21
Max
10000
10000
10
10
16
10
-6
16
0
104
60
10
34
21
-6
Min
Max
tRC
tRAS
tCAS
tCSH
tRSH
tRCS
tRCH
tRRH
tRAL
tCAL
tORH
tOCH
Read cycle time
/RAS iow pulse width
/CAS iow pulse width
/CAS hold time after /RAS iow
/RAS hold time after /CAS iow
Read Setup time after /CAS high
Read hold time after /CAS iow
Read hold time after /RAS iow
Column address to /RAS hold time
Column address to /CAS hold time
/RAS hold time after /OE iow
/CAS hold time after /OE iow
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
0
0
-6
36
18
21
15
Read-Write and Read-Modify-Write Cycles
Limits
Parameter
Symbol
Unit
Min
109
75
Max
-5
(Note23)
(Note24)
(Note24)
(Note24)
Read write/read modify write cycle time
/RAS low pulse width
/CAS low pulse width
/CAS hold time after /RAS low
/RAS hold time after /CAS low
Read setup time before /CAS low
Delay time, /CAS low to /W low
Delay time, /RAS low to /W low
Delay time, address to /W low
OE hold time after W low
tRWC
tRAS
tCAS
tCSH
tRSH
tRCS
tCWD
tRWD
tAWD
tOEH
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
10000
10000
44
0
28
59
40
13
38
64
Note 23: tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT.
24:tWCS, tCWD,tRWD ,tAWD and,tCPWD are specified as reference points only. If tWCS tWCS(min) the cycle is an early write cycle and the DQ pins will remain
high impedance throughout the entire cycle. If tCWD tCWD(min), tRWD tRWD (min), tAWD tAWD(min) and tCPWD tCPWD(min) (for Fast page mode cycle
only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the
DQ (at access time and until /CAS or /OE goes back to VIH) is indeteminate.
Min
133
89
Max
-6
10000
10000
50
0
32
71
47
15
44
76
7
相關(guān)PDF資料
PDF描述
MH32V725BST-6 HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM
MH4M365CNXJ-7 HYPER PAGE MODE 150994944-BIT ( 4194304-WORD BY 36-BIT ) DYNAMIC RAM
MH4M365CNXJ-5 HYPER PAGE MODE 150994944-BIT ( 4194304-WORD BY 36-BIT ) DYNAMIC RAM
MH4M365CXJ-5 HYPER PAGE MODE 150994944-BIT ( 4194304-WORD BY 36-BIT ) DYNAMIC RAM
MH4M365CXJ-6 HYPER PAGE MODE 150994944-BIT ( 4194304-WORD BY 36-BIT ) DYNAMIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH32V725BST-6 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:HYPER PAGE MODE 2415919104 - BIT ( 33554432 - WORD BY 72 - BIT ) DYNAMIC RAM
MH32WP 制造商:Square D by Schneider Electric 功能描述:PANELBOARD ENCL/BOX TYPE 3R/12 32H 20W
MH33 制造商:APEM 功能描述:
MH33FAD 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
MH33FAD-R 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:8 pin DIP, 3.3 or 5.0 Volt, HCMOS/TTL Clock Oscillator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*