參數(shù)資料
型號(hào): MH8S64BBKG-7L
廠商: Mitsubishi Electric Corporation
英文描述: 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
中文描述: 536870912位(8388608 -文字,64位)SynchronousDRAM
文件頁數(shù): 6/55頁
文件大小: 588K
代理商: MH8S64BBKG-7L
MH8S64PHC -7,-8,-10
536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MITSUBISHI LSIs
( / 55 )
6
MITSUBISHI
ELECTRIC
9/ Dec. /1998
Preliminary Spec.
Some contents are subject to change without notice.
MIT-DS-0282-0.0
PIN FUNCTION
Input
Master Clock:All other inputs are referenced to the rising
edge of CK
CKE0
Input
Clock Enable:CKE controls internal clock.When CKE is
low,internal clock for the following cycle is ceased. CKE is
also used to select auto / self refresh. After self refresh
mode is started, CKE becomes asynchronous input.Self
refresh is maintained as long as CKE is low.
/S
(/S0,2)
Input
Chip Select: When /S is high,any command means
No Operation.
/RAS,/CAS,/WE
Input
Combination of /RAS,/CAS,/WE defines basic commands.
A0-11
Input
A0-11 specify the Row/Column Address in conjunction with
BA.The Row Address is specified by A0-11.The Column
Address is specified by A0-8.A10 is also used to indicate
precharge option.When A10 is high at a read / write
command, an auto precharge is performed. When A10 is
high at a precharge command, both banks are precharged.
BA0,1
Input
Bank Address:BA0,1 is not simply BA.BA0,1 specifies the
bank to which a command is applied.BA0,1 must be set
with ACT,PRE,READ,WRITE commands
DQ0-63
Input/Output
Data In and Data out are referenced to the rising edge of
CK
DQMB0-7
Input
Din Mask/Output Disable:When DQMB is high in burst
write.Din for the current cycle is masked.When DQMB is high
in burst read,Dout is disabled at the next but one cycle.
Vdd,Vss
Power Supply Power Supply for the memory mounted module.
SCL
SDA
SA0-3
Input
Output
Input
Serial clock for serial PD
Serial data for serial PD
Address input for serial PD
CK
(CK0 ,2)
相關(guān)PDF資料
PDF描述
MH8S64BBKG-8 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BBKG-8L 536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64DALD-6 536870912-BIT (8388608 - WORD BY 64-BIT)Synchronous DRAM
MH8S64DALD-7 536870912-BIT (8388608 - WORD BY 64-BIT)Synchronous DRAM
MH8S64DALD-8 536870912-BIT (8388608 - WORD BY 64-BIT)Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MH8S64BBKG-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BBKG-8L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BMG-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BMG-7 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM
MH8S64BMG-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM