- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359167 > MK2042-01SITR Communications Clock Monitor PDF資料下載
參數(shù)資料
| 型號： | MK2042-01SITR |
| 英文描述： | Communications Clock Monitor |
| 中文描述： | 通信時鐘監(jiān)視器 |
| 文件頁數(shù)： | 4/6頁 |
| 文件大?。?/td> | 81K |
| 代理商： | MK2042-01SITR |
MK2042-01
Communications Clock Monitor
MDS 2042-01
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA 95126 (408)295-9800tel www.icst.com
4
Revision 102600
Printed 11/15/00
ICRO
C
LOC K
ADVANCE INFORMATION
The MK2042-01 internal Clock Loss Detector compares the REFIN clock to the INA clock to determine
when the INA clock is no longer present. During normal operation, the Detector is reset with each rising
edge of the INA clock, and the NO_INA output will remain low. In a fault condition where the INA
clock is removed, the Detector will use the REFIN clock to wait the pre-determined number of REFIN
clock pulses (set by S2:S0 per the table on page 2), and will then force the NO_INA output to a high level.
The NO_INA signal can be used to notify the system that the input clock has been lost, or it can provide
automatic switchover to INB. Automatic switchover to INB is achieved by connecting NO_INA to the
SELB input, as illustrated in Figure 1. In this case the MK2042-01 will automatically switch CLKOUT to
the INB input when the loss of INA is detected. With this configuration, when INA becomes active again,
NO_INA will go low and the MK2042-01 will switch CLKOUT to INA. Since the Clock Loss Detector
will set NO_INA low as soon as an INA clock edge occurs, sporadic edges on INA could cause CLKOUT
to switch unpredictably between INA and INB. Because of this, external system control of SELB is best in
cases where the INA clock is sporadic.
Note that proper operation of the Clock Loss Detector requires that there always be a clock on REFIN.
The REFIN clock does not need to be the same frequency as the INA clock. Because the REFIN clock and
the INA clock are asynchronous, the Clock Loss Detector Count shown in the table on page 2 has a
tolerance of -0/+1 REFIN clock edges.
DETECTING CLOCK LOSS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK2049-34SITR | 3.3 V Communications Clock PLL |
| MK2049-35SITR | 3.3 V Communications Clock PLL |
| MK2049-36SITR | 3.3 V Communications Clock PLL |
| MK2058-01SITR | Communications Clock Jitter Attenuator |
| MK2304S-2 | ZERO DELAY, LOW SKEW BUFFER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MK2049-01 | 制造商:ICS 制造商全稱:ICS 功能描述:Communications Clock PLL |
| MK2049-01S | 制造商:Integrated Device Technology Inc 功能描述:IC SM CLK GEN T1/E1/T3/E3 PLL 8KHZ P-SO- - Bulk |
| MK2049-01SI | 制造商:ICS 制造商全稱:ICS 功能描述:Communications Clock PLL |
| MK2049-01SITR | 制造商:ICS 制造商全稱:ICS 功能描述:Communications Clock PLL |
| MK2049-01STR | 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK SYNTHESIZER SGL 20SOIC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。