參數(shù)資料
型號(hào): MK40N512VLL100
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, LQFP-100
文件頁(yè)數(shù): 18/63頁(yè)
文件大小: 1735K
代理商: MK40N512VLL100
Table 13. MCG specifications (continued)
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
fdco_t_DMX3
2
DCO output
frequency
Low range (DRS=00)
732 × ffll_ref
23.99
MHz
4, 5
Mid range (DRS=01)
1464 × ffll_ref
47.97
MHz
Mid-high range (DRS=10)
2197 × ffll_ref
71.99
MHz
High range (DRS=11)
2929 × ffll_ref
95.98
MHz
Jcyc_fll
FLL period jitter
TBD
ps
Jacc_fll
FLL accumulated jitter of DCO output over a 1s
time window
TBD
ps
tfll_acquire
FLL target frequency acquisition time
1
ms
PLL
fvco
VCO operating frequency
48.0
100
MHz
Ipll
PLL operating current
PLL @ 96 MHz (fosc_hi_1=8MHz,
fpll_ref=2MHz, VDIV multiplier=48)
950
A
fpll_ref
PLL reference frequency range
2.0
4.0
MHz
Jcyc_pll
PLL period jitter
400
ps
Jacc_pll
PLL accumulated jitter over 1s window
TBD
ps
Dlock
Lock entry frequency tolerance
± 1.49
± 2.98
%
Dunl
Lock exit frequency tolerance
± 4.47
± 5.97
%
tpll_lock
Lock detector detection time
0.15 +
1075(1/
fpll_ref)
ms
1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock
mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation
(
Δfdco_t) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification was obtained at TBD frequency.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed,
DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE,
FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of
each PCB and results will vary.
10. This specification was obtained at internal frequency of TBD.
11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled
(BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes
it is already running.
Peripheral operating requirements and behaviors
K40 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
Freescale Semiconductor, Inc.
Preliminary
25
相關(guān)PDF資料
PDF描述
MK40N512VLL100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK40N512VMD100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK40N512VLQ100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
MK40N512VMD100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA144
MK40N512VLQ100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK40N512VLQ100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K40 Sub-Family Data Sheet
MK40N512VMB100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K40 Sub-Family Data Sheet
MK40N512VMD100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:K40 Sub-Family Data Sheet
MK40P332-004 功能描述:通用繼電器 RELAY VACUUM SPST RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料:
MK40P334-003 制造商:TE Connectivity 功能描述: