- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377969 > ML2036 (Fairchild Semiconductor Corporation) Serial Input Programmable Sine Wave Generator with Digital Gain Control PDF資料下載
參數(shù)資料
| 型號： | ML2036 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Serial Input Programmable Sine Wave Generator with Digital Gain Control |
| 中文描述： | 串行輸入可編程正弦波發(fā)生器數(shù)字增益控制 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 97K |
| 代理商： | ML2036 |
ML2036
PRODUCT SPECIFICATION
8
REV. 1.0.2 7/26/01
The crystal must have the following characteristics:
1.
Parallel resonant type
2.
Frequency: 3MHz to 12.4MHz
3.
Maximum equivalent series resistance of 15
at a drive
levels of 1μW to 200μW, and 30
at drive levels of
10nW to 1μW
4.
Typical load capacitance: 18pF
5.
Maximum case capacitance: 7pF
The frequency of oscillation will be a function of the crystal
parameters and PC board capacitance. Crystals that meet
these requirements at 12.352000MHz are M-tron 3709-010
12.352 for 0°C to 70°C and 3709-020 12.352 for -40°C to
85°C operation.
The ML2036 has two clock outputs that can be used to drive
other external devices. The CLK OUT 1 output is a buffered
output from the oscillator divided by 2. The CLK OUT 2
output is a buffered output from the oscillator divided by 8.
Serial Digital Interface
The digital interface consists of a shift register and data
latch. The serial 16-bit data word on SID is clocked into a
16-bit shift register on rising edges of the serial shift clock,
SCK. The LSB should be shifted in first and the MSB last as
shown in Figure 4. The data that has been shifted into the
shift register is loaded into a 16-bit data latch on the falling
edge of LATI. To insure that true data is loaded into the data
latch from the shift register, LATI falling edge should occur
when SCK is low, as shown in figure 1. LATI should be low
while shifting data into the shift register to avoid inadvert-
ently entering the power down mode. Note that all data is
entered and latched on the edges, not levels, of SCK and
LATI.
Inhibit and Power Down Modes
The ML2036 has an inhibit mode and a power down mode
which are controlled by the three-level P
DN
–INH input as
described in Table 1. If a logic “1”, (V
I3
) is applied to the
P
DN
–INH pin, the power down mode is entered by entering
all zeros in the shift register and applying a logic “1” to LATI
and holding it high. A zero data detect circuit detects when
all bits in the shift register are zeros. In this state, the power
consumption is reduced to 11.5mW max, and V
OUT
goes to
0V as shown in Figure 6 and appears as 10k
to AGND.
CLK IN can be left active or removed during power down
mode. Also, the ML2036 can be placed in the power down
mode by applying a logic “0” to the P
DN
–INH pin, regard-
less of the contents of the shift register and the state of LATI.
If V
SS
to V
SS
+ 0.5V (V
I2
) is applied to the P
DN
–INH pin,
the inhibit mode is entered by shifting all zeros into the shift
register and applying a logic “1” to the LATI pin. Once the
inhibit mode is entered V
OUT
will complete the last half
cycle of the sinewave and then be held at approximately
V
OS
, such that no voltage step occurs, as shown in Figure 6.
Power Supplies
The analog circuits in ML2036 are powered from V
CC
to
V
SS
and are referenced to AGND. The digital circuits in the
device are powered from V
CC
to DGND. It is recommended
that AGND and DGND be connected together close to the
device, and have a good connection back to the power
source.
It is recommended that the power supplies to the device
should be bypassed by placing decoupling capacitors from
V
CC
to AGND and V
SS
to AGND as physically close to the
device as possible.
相關PDF資料 |
PDF描述 |
|---|---|
| ML2037 | 500kHz, Serial Input, Programmable Sine Wave Generator with Digital Gain Control(500kHz、數(shù)字增益控制的串行輸入可編程正弦波發(fā)生器) |
| ML2111 | Universal Dual High Frequency Filter(通用雙通道高頻濾波器) |
| ML2215 | Speech Synthesiser with 3.0MBit ROM & Melody Circuit(帶3.0兆位ROM和音樂電路的語音合成器) |
| ML2261 | μP Compatible High Speed 8-Bit A/D Converters with T/H（S/H）(具有跟蹤/保持（采樣/保持）電路的微處理器兼容的8位高速A/D轉換器) |
| ML2264 | 4-Channel High-Speed 8-Bit A/D Converter with T/H (S/H)(具有跟蹤/保持（采樣/保持）電路的四通道8位高速A/D轉換器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ML2036CP | 功能描述:射頻接收器 DIP-14 SINE WAVE GEN RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| ML2036CS | 功能描述:射頻接收器 25khz Sinewave Gen DC Programmable RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| ML2036CSX | 功能描述:射頻接收器 25khz Sinewave Gen OBSOLETE RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| ML2036IP | 功能描述:射頻接收器 25khz Sinewave Gen DC Programmable RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| ML2036IS | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:Serial Input Programmable Sine Wave Generator with Digital Gain Control |
發(fā)布緊急采購，3分鐘左右您將得到回復。