- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377972 > ML67Q4003 (OKI SEMICONDUCTOR CO., LTD.) 32-bit ARM-Based General-Purpose Microcontroller(32位ARM通用微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | ML67Q4003 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 32-bit ARM-Based General-Purpose Microcontroller(32位ARM通用微控制器) |
| 中文描述： | 32位基于ARM通用微控制器（32位ARM的通用微控制器） |
| 文件頁數(shù)： | 16/24頁 |
| 文件大?。?/td> | 192K |
| 代理商： | ML67Q4003 |
FEDL674001-01
OKI Semiconductor
ML674001/67Q4002/67Q4003
16/24
GPIO
42-bits parallel port (four 8-bit ports and one 10-bit port)
.
PIOA[7:0]
PIOB[7:0]
PIOC[7:0]
PIOD[7:0]
PIOE[9:0]
(1) Input/output selectable at bit level.
(2) Each bit can be used as an interrupt source.
(3) Interrupt mask and interrupt polarity can be set for all bits.
(4) The ports are configured as input, immediately after reset.
(5) Primary/secondary function of each port can be set independently.
AD Converter
Successive approximation type AD converter.
(1) 10 bits
×
4 channels
(2) Sample hold function
(3) Scan mode and select mode are supported
(4) Interrupt is generated after completion of conversion.
(5) Conversion time: 5 μs minimum.
DMAC
Two channels of direct memory access controller which transfers data between memory and memory, between
I/O and memory and between I/O and I/O.
(1) Number of channels: 2 channels
(2) Channel priority level: Fixed mode
Channel priority level is always fixed (channel 0 > 1).
Roundrobin
Priority level of the channel requested for transfer is kept lowest.
(3) Maximum number of transfers: 65,536 times (64K times)
(4) Data transfer size: Byte (8 bits), half-word (16 bits), word (32 bits)
(5) Bus request system:
Cycle steal mode
Bus request signal is asserted for each DMA transfer cycle.
Burst mode
Bus request signal is asserted until all transfers of transfer cycles are complete.
(6) DMA transfer request: Software request
By setting the software transfer request bit inside DMAC, the CPU starts DMA
transfer.
External request
DMA transfer is started by external request allocated to each channel.
(7) Interrupt request: Interrupt request is generated to CPU after the end of DMA transfers for the set
number of transfer cycles or after occurrence of error.
Interrupt request signal is output separately for each channel.
Interrupt request signal output can be masked for each channel.
Combination port
Combination port
Combination port
Combination port
Combination port
UART
DMAC, UART(uPLAT-7B),
PWM, XA[23:19], XWR
DRAM contorol signal etc.
SSIO, I2C, External interrupt signal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML7000 | PCM Voice Codec(PCM話音編碼譯碼器) |
| ML7001 | PCM Voice Codec(PCM話音編碼譯碼器) |
| ML7001-01 | Single Rail CODEC |
| ML7001-02 | Single Rail CODEC |
| ML7001-03 | Single Rail CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML67Q4003-1NNNTCZ03A | 制造商:OKI Semiconductor 功能描述:OKIML67Q4003-1NNNTCZ03A 32-bit ARM Micro 制造商:ROHM Semiconductor 功能描述:RHOML67Q4003-1NNNTCZ03A ML67Q4003-1NNNTC |
| ML67Q4003LA | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q4003TC | 制造商:ROHM Semiconductor 功能描述: |
| ML67Q4050-1NNNTCZG3A | 功能描述:ARM微控制器 - MCU 16/32-BIT ARM7TDMI 64KB FLASH 16KB RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| ML67Q4051-1NNNTCZG3A | 功能描述:ARM微控制器 - MCU 128K Flash 16K RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。