Chapter 6
ROM Correction
VI - 12
ROM Correction Operation
■ Setting ROM Correction
Table: 6.3.1 shows setting ROM correction.
Table:6.3.1 Setting ROM Correction
Figure:6.3.2 RCRnDR Register and Correction Data
■ Resetting ROM Correction
Table: 6.3.2 shows resetting ROM correction.
Table:6.3.2 Resetting ROM Correction
If it is necessary to make changes to settings when ROM correction is enabled ( when the RCRCTR register is
“0x04”), reset ROM correction once. Then, set ROM correction again.
Description
RCRCTR value
1
Checking the ROM correction control register (RCRCTR)
0x00
Check that the RCRCTR register is set to “0x00”. When the RCRCTR register is set to “0x04”
(during ROM correction enabled status), reset ROM correction.
2
Set the ROM correction address register (RCRnAR) and the ROM correction data register
(RCRnDR) write enabled
0x01
Set the RCRnAR and the RCRnDR registers write enabled by writing “0x01” to the RCRCTR
register
3
Setting the RCRnAR register
0x01
Set the lower 20 bits of the first address subject to ROM correction and the value of the RCn-
CEN flag. Setting the RCnCEN flag of the RCRnAR register to “1” allows ROM correction for
the target channel to be enabled. To disable an unused channel, set the RCnCEN flag to “0”.
4
Setting the RCRnDR register
0x01
Set 8- byte data used for ROM correction. Each byte of correction data must be set at bit posi-
tions of the RCRnDR register determined by the lower 3 bits of the address.
5
Setting ROM correction enabled
0x04
Set ROM correction enabled by writing “0x04” to the RCRCTR register .
Description
RCRCTR value
1
Resetting ROM correction 1
0x0C
Write “0x0C” to the ROM correction control register (RCRCTR) to enable ROM correction
mode clear (reset)
2
Resetting ROM correction 2
0x00
Write a “0x00” to the RCRCTR register to disable ROM correction
63 56 55 48 47 40 39 32 31 24 23 16 15 8 7
0
RCRnDR
Correction data whose low-order 3 bits of address are x'0
Correction data whose low-order 3 bits of address are x'2
Correction data whose low-order 3 bits of address are x'3
Correction data whose low-order 3 bits of address are x'5
Correction data whose low-order 3 bits of address are x'4
Correction data whose low-order 3 bits of address are x'6
Correction data whose low-order 3 bits of address are x'7
Correction data whose low-order 3 bits of address are x'1