參數(shù)資料
型號: MPC5200VR400
廠商: Freescale Semiconductor
文件頁數(shù): 8/80頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 400MHZ PPC 272-PBGA
標(biāo)準(zhǔn)包裝: 40
系列: MPC52xx
核心處理器: 603e G2 LE
芯體尺寸: 32-位
速度: 400MHz
連通性: CAN,EBI/EMI,以太網(wǎng),I²C,IrDA,J1850,SPI,UART/USART,USB
外圍設(shè)備: AC'97,DMA,I²S,POR,PWM,WDT
輸入/輸出數(shù): 56
程序存儲器類型: 外部程序存儲器
RAM 容量: 16K x 8
電壓 - 電源 (Vcc/Vdd): 1.42 V ~ 1.58 V
振蕩器型: 內(nèi)部
工作溫度: 0°C ~ 70°C
封裝/外殼: 272-BBGA
包裝: 托盤
MPC5200 Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
16
3.3.3
Resets
The MPC5200 has three reset pins:
PORRESET - Power on Reset
HRESET - Hard Reset
SRESET - Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt
trigger and requires the same input characteristics as other MPC5200 inputs, as specified in the DC
Electrical Specifications section. Table 14 specifies the pulse widths of the Reset inputs.
Notes:
1. For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards
its minimum pulse width equals the minimum given for HRESET related to the same reference clock.
2. The tVDD_stable describes the time which is needed to get all power supplies stable.
3. For tlock, refer to the Oscillator/PLL section of this specification for further details.
4. For tup_osc, refer to the Oscillator/PLL section of this specification for further details.
5. Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.
6. The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096
clock cycles.
NOTE
As long as VDD is not stable the HRESET output is not stable.
Table 13. SYS_XTAL_IN Timing
Sym
Description
Min
Max
Units
SpecID
tCYCLE
SYS_XTAL_IN cycle time.1
NOTES:
1
CAUTION—The SYS_XTAL_IN frequency and system PLL_CFG[0-6] settings must be chosen such that the
resulting system frequencies do not exceed their respective maximum or minimum operating frequencies. See the
MPC5200 User Manual [1].
28.6
64.1
ns
A2.1
tRISE
SYS_XTAL_IN rise time.
5.0
ns
A2.2
tFALL
SYS_XTAL_IN fall time.
5.0
ns
A2.3
tDUTY
SYS_XTAL_IN duty cycle (measured at VM).
2
SYS_XTAL_IN duty cycle is measured at VM.
40.0
60.0
%
A2.4
CVIH
SYS_XTAL_IN input voltage high
2.0
V
A2.5
CVIL
SYS_XTAL_IN input voltage low
0.8
V
A2.6
Table 14. Reset Pulse Width
Name
Description
Min Pulse Width
Max Pulse
Width
Reference Clock
SpecID
PORRESET
Power On Reset
tVDD_stable+tup_osc+tlock
SYS_XTAL_IN
A3.1
HRESET
Hardware Reset
4 clock cycles
SYS_XTAL_IN
A3.2
SRESET
Software Reset
4 clock cycles
SYS_XTAL_IN
A3.3
相關(guān)PDF資料
PDF描述
413985-7 CONN PLUG SMB STRAIGHT
MPC561MVR56 IC MPU 32BIT 56MHZ 388-PBGA
GRM21BF51C105ZA01L CAP CER 1UF 16V Y5V 0805
MCF5475VR200 IC MPU 32BIT COLDF 388-PBGA
VE-B1B-IX-F1 CONVERTER MOD DC/DC 95V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5200VR400B 功能描述:微處理器 - MPU HABANERO COMM PBFREE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC5200VR400BR2 功能描述:IC MPU 32BIT 400MHZ 272-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MPC52xx 標(biāo)準(zhǔn)包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,SPI,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(16K x 16) 程序存儲器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT
MPC52100J 功能描述:厚膜電阻器 - 透孔 RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk
MPC52100J 制造商:TE Connectivity 功能描述:RESISTOR 5W 10R
MPC52100J 制造商:TE Connectivity 功能描述:RESISTOR THICK FILM 10OHM 5W 5% 制造商:TE Connectivity 功能描述:RESISTOR, THICK FILM, 10 OHM, 5W, 5%