參數(shù)資料
型號: MPC5553EVBE
廠商: Freescale Semiconductor
文件頁數(shù): 64/68頁
文件大小: 0K
描述: BOARD EVAL FOR MPC5553
產(chǎn)品培訓(xùn)模塊: MPC55xx PitchPak Family
標(biāo)準(zhǔn)包裝: 1
類型: MCU
適用于相關(guān)產(chǎn)品: MPC5553
所含物品: 評估板和演示軟件
配用: MFR4310FRDC-ND - FRDC FLEXRAY DAUGHTER CARD
相關(guān)產(chǎn)品: MPC5553MZQ132-ND - IC MCU MPC5553 REV A 324-PBGA
MPC5553MZP132-ND - IC MCU MPC5553 REV A 416-PBGA
Revision History for the MPC5553 Data Sheet
MPC5553 Microcontroller Data Sheet, Rev. 4
Freescale Semiconductor
67
Deleted (MTS) from the heading, table, and footnotes.
Footnote 1, changed ‘VDDEH = 4.5–5.5;’ to ‘VDDEH = 4.5–5.25;’
Footnote 1: Deleted ‘FSYS = 132 MHz’, ‘VDD = 1.35–1.65 V’, ‘VDD33 and VDDSYN = 3.0–3.6 V’ and
‘a(chǎn)nd CL = 200 pF with SRC = 0b11.’
Added Footnote 2: ‘This specification does not include the rise and fall times. When calculating the minimum
eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad
configuration registers (PCR).’
Figure 17 (eMIOS Timing) Added eMIOS Timing figure.
Footnote 1, changed ‘VDDEH = 4.5–5.5;’ to ‘VDDEH = 4.5–5.25;’
Table Title: Added footnote that reads: Speed is the nominal maximum frequency. Max speed is the maximum
speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM;
114 MHz parts allow for 112 MHz system clock + 2% FM, and 132 MHz parts allow for 128 MHz system clock +
2% FM.
Spec 1: SCK cycle time; Changed 80 MHz = 24.4, and 112 MHz = 17.5.
Footnote 1: Changed to read: ‘All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type
M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate.’ Deleted
‘VDD = 1.35–1.65 V’ and ‘VDD33 and VDDSYN = 3.0–3.6 V.
Table 27 (EQADC SSI Timing Characteristics) EQADC SSI Timing Characteristics:
Footnote 1, changed ‘VDDEH = 4.5–5.5;’ to ‘VDDEH = 4.5–5.25;’
Deleted from table title ‘(Pads at 3.3 V or 5.0 V)’
Deleted 1st line in table ‘CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.’
Spec 1: FCK frequency -- removed.
Combined footnotes 1 and 2, and moved the new footnote to Spec 2. Moved old footnote 3 that is now
footnote 2 to Spec 2.
Footnote 1, deleted ‘VDD = 1.35–1.65 V’ and ‘VDD33 and VDDSYN = 3.0–3.6V.’
Changed ‘CL = 50 pF’ to ‘CL = 25 pF.’
Footnote 2: added ‘cycle’ after ‘duty’ to read: FCK duty cycle is not 50% when. . . .
Removed the ‘M’ in the diagram labels that refer to the specification numbers.
Figure 37 (MPC5553 208-Pin Package)MPC5553 208 Package: Deleted the version number and date.
Figure 38 (MPC5553 324 TEPBGA Package)MPC5553 324 Package: Deleted the version number and date.
Package: Deleted the version number and date.
Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0 (continued)
Location
Description of Changes
相關(guān)PDF資料
PDF描述
MPC8323E-MDS-PB BOARD MODULE DEV SYSTEM 8323
MPC5534EVBE BOARD EVAL FOR MPC5534
MPC8313E-RDBB BOARD CPU 8313E VER 2.1
STD12W-T WIRE & CABLE MARKERS
STD12W-X WIRE & CABLE MARKERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5553EVBE 制造商:Freescale Semiconductor 功能描述:MPC55xxEVB: MPC55xx Evaluation
MPC5553EVBGHS 功能描述:開發(fā)軟件 GREEN HILLS SW Qorivva RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
MPC5553EVBISYS 功能描述:開發(fā)軟件 ISYSTEMS CONTENT Qorivva RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
MPC5553MVF112 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5553MVF112R2 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller