參數(shù)資料
型號(hào): MPC8248ZQTMFA
廠(chǎng)商: Freescale Semiconductor
文件頁(yè)數(shù): 19/61頁(yè)
文件大?。?/td> 0K
描述: IC MPU POWERQUICC II 516-PBGA
標(biāo)準(zhǔn)包裝: 40
系列: MPC82xx
處理器類(lèi)型: 32-位 MPC82xx PowerQUICC II
速度: 400MHz
電壓: 1.5V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 516-BBGA
供應(yīng)商設(shè)備封裝: 516-FPBGA(27x27)
包裝: 托盤(pán)
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
26
Freescale Semiconductor
AC Electrical Characteristics
NOTE
The UPM machine outputs change on the internal tick determined by the
memory controller programming; the AC specifications are relative to the
internal tick. Note that SDRAM and GPCM machine outputs change on
CLKin’s rising edge.
6.3
JTAG Timings
This table lists the JTAG timings.
Table 15. JTAG Timings1
Parameter
Symbol2
Min
Max
Unit
Notes
JTAG external clock frequency of operation
fJTG
033.3
MHz
JTAG external clock cycle time
tJTG
30
ns
JTAG external clock pulse width measured at 1.4V
tJTKHKL
15
ns
JTAG external clock rise and fall times
tJTGR and
tJTGF
05
ns
6
TRST assert time
tTRST
25
ns
3, 6
Input setup times
Boundary-scan data
TMS, TDI
tJTDVKH
tJTIVKH
4
ns
4, 7
Input hold times
Boundary-scan data
TMS, TDI
tJTDXKH
tJTIXKH
10
ns
4, 7
Output valid times
Boundary-scan data
TDO
tJTKLDV
tJTKLOV
10
ns
5, 7
5. 7
Output hold times
Boundary-scan data
TDO
tJTKLDX
tJTKLOX
1
ns
5, 7
JTAG external clock to output high impedance
Boundary-scan data
TDO
tJTKLDZ
tJTKLOZ
1
10
ns
5, 6
1 All outputs are measured from the midpoint voltage of the falling/rising edge of t
TCLK to the midpoint of the signal in question.
The output timings are measured at the pins. All output timings assume a purely resistive 50-
Ω load. Time-of-flight delays
must be added for trace lengths, vias, and connectors in the system.
2 The symbols used for timing specifications herein follow the pattern of t
(first two letters of functional block)(signal)(state) (reference)(state)
for inputs and t((first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tJTDVKH symbolizes JTAG
device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the tJTG clock reference
(K) going to the high (H) state or setup time. Also, tJTDXKH symbolizes JTAG timing (JT) with respect to the time data input
signals (D) went invalid (X) relative to the tJTG clock reference (K) going to the high (H) state. Note that, in general, the clock
reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall
times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
3 TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
4 Non-JTAG signal input timing with respect to t
TCLK.
5 Non-JTAG signal output timing with respect to t
TCLK.
6 Guaranteed by design.
7 Guaranteed by design and device characterization.
相關(guān)PDF資料
PDF描述
IDT70V658S12BFI8 IC SRAM 2MBIT 12NS 208FBGA
MPC8248ZQPIEA IC MPU POWERQUICC II 516-PBGA
IDT70V658S12BFGI8 IC SRAM 2MBIT 12NS 208FBGA
MPC8247ZQTMFA IC MPU POWERQUICC II 516-PBGA
IDT70V658S12BCI8 IC SRAM 2MBIT 12NS 256BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8250 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Hardware Specifications
MPC8250_05 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Hardware Specifications
MPC8250ACVRIHBB 制造商:Rochester Electronics LLC 功能描述:- Bulk
MPC8250ACVRIHBC 功能描述:微處理器 - MPU PWR QUICC II HIP4CVR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8250ACVVMHBC 功能描述:微處理器 - MPU PQ 2 HIP4 REV-C NO-PB RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324