- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄4105 > MPC8280ZUUPEA (Freescale Semiconductor)IC MPU POWERQUICC II 480-TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8280ZUUPEA |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 20/83頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II 480-TBGA |
| 標(biāo)準(zhǔn)包裝： | 21 |
| 系列： | MPC82xx |
| 處理器類(lèi)型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 450MHz |
| 電壓： | 1.5V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 480-LBGA |
| 供應(yīng)商設(shè)備封裝： | 408-TBGA（37.5x37.5） |
| 包裝： | 托盤(pán) |
| 其它名稱(chēng)： | MPC8280ZUUPE MPC8280ZUUPE-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)
MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2
Freescale Semiconductor
27
Clock Configuration Modes
Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits
during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from
hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to
the selected clock operation mode as described in the following sections.
7.1
Local Bus Mode
This table lists clock configurations for the SoC in local bus mode. The frequencies listed are for the
purpose of illustration only. Users must select a mode and input bus frequency so that the resulting
configuration does not exceed the frequency rating of the user’s device.
NOTE
Clock configurations change only after PORESET is asserted.
Table 17. SoC Clocking Modes
Pins
Clocking Mode
PCI Clock
Frequency Range
(MHZ)
Reference
PCI_MODE
PCI_CFG[0] PCI_MODCK1
1 Determines PCI clock frequency range. See Section 7.2, “PCI Host Mode,” and Section 7.3, “PCI Agent Mode.”
1
—
Local bus
—
0
PCI host
50–66
0
1
25–50
0
1
0
PCI agent
50–66
0
1
25–50
Table 18. Clock Configurations for Local Bus Mode1
Mode2
Bus Clock3
(MHz)
CPM
Multiplication
Factor4
CPM Clock
(MHz)
CPU
Multiplication
Factor5
CPU Clock
(MHz)
MODCK_H-MODCK[1:3]
Low
High
Low
High
Low
High
Default Modes (MODCK_H= 0000)
0000_000
37.5
133.3
3
112.5
400.0
4
150.0
533.3
0000_001
33.3
133.3
3
100.0
400.0
5
166.7
666.7
0000_010
37.5
100.0
4
150.0
400.0
4
150.0
400.0
0000_011
30.0
100.0
4
120.0
400.0
5
150.0
500.0
0000_100
60.0
167.0
2
120.0
334.0
2.5
150.0
417.5
0000_101
50.0
167.0
2
100.0
334.0
3
150.0
501.0
0000_110
60.0
160.0
2.5
150.0
400.0
2.5
150.0
400.0
0000_111
50.0
160.0
2.5
125.0
400.0
3
150.0
480.0
Full Configuration Modes
0001_000
50.0
167.0
2
100.0
334.0
4
200.0
668.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8280VVUPEA | IC MPU POWERQUICC II 480-TBGA |
| 5-1734839-0 | CONN FPC 50POS .5MM RT ANG SMD |
| MPC8541EPXAPF | IC MPU POWERQUICC III 783-FCPBGA |
| MPC8541EVTAPF | IC MPU POWERQUICC III 783-FCPBGA |
| MPC8541ECVTALF | IC MPU POWERQUICC III 783-FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8280ZUUPEA | 制造商:Freescale Semiconductor 功能描述:IC 32BIT MPU 450MHZ TBGA-480 |
| MPC82E52 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Megawin's product 8051核心增強(qiáng)型單片機(jī)，指令周期為1T，內(nèi)部模塊豐富 |
| MPC82E52AE | 制造商:Megawin Technology 功能描述:Tube |
| MPC82E52AS | 制造商:Megawin Technology 功能描述:Tube |
| MPC82E52AT | 制造商:Megawin Technology 功能描述:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。