- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45360 > MPC8313VRAGDA (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516 PDF資料下載
參數(shù)資料
| 型號： | MPC8313VRAGDA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516 |
| 封裝： | 27 X 27 MM, 2.25 MM HEIGHT, 1 MM PITCH, LEAD FREE, TEPBGAII-516 |
| 文件頁數(shù)： | 95/100頁 |
| 文件大?。?/td> | 1247K |
| 代理商： | MPC8313VRAGDA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁
MPC8313E PowerQUICC II Pro Processor Hardware Specifications, Rev. 3
94
Freescale Semiconductor
Document Revision History
23 Document Revision History
Table 73 provides a revision history for this hardware specification.
Table 73. Document Revision History
Rev.
Number
Date
Substantive Change(s)
3
01/2009
Table 74, in column aa, changed to AG = 400 MHz.
2.2
12/2008
Made cross-references active for sections, figures, and tables.
2.1
12/2008
Added Figure 2, after Table 2 and renumbered the following figures.
2
10/2008
Added Note “The information in this document is accurate for revision 1.0, and 2.x and later. See
Section 24.1, “Part Numbers Fully Addressed by this Document,” before Section 1, “Overview.”
Added part numbering details for all the silicon revisions in Table 74.
Changed VIH from 2.7 V to 2.4 V in Table 7.
Added a row for VIH level for Rev 2.x or later in Table 45.
Added a column for maximum power dissipation in low power mode for Rev 2.x or later silicon in
Table 6.
Added a column for Power Nos for Rev 2.x or later silicon and added a row for 400 MHz in Table 4.
Removed footnote, “These are preliminary estimates.” from Table 4.
Added Table 21 for DDR AC Specs on Rev 2.x or later silicon.
Added Section 9, “High-Speed Serial Interfaces (HSSI).”
Added LFWE, LFCLE, LFALE, LOE, LFRE, LFWP, LGTA, LUPWAIT, and LFRB in Table 63.
In Table 39, added note 2: “This parameter is dependent on the csb_clk speed. (The MIIMCFG[Mgmt
Clock Select] field determines the clock frequency of the Mgmt Clock EC_MDC.)”
Removed mentions of SGMII (SGMII has separate specs) from Section 8.1, “Enhanced
Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI
Electrical Characteristics.”
Corrected Section 8.1, “Enhanced Three-Speed Ethernet Controller (eTSEC)
(10/100/1000 Mbps)—MII/RMII/RGMII/SGMII/RTBI Electrical Characteristics,” to state that
RGMII/RTBI interfaces only operate at 2.5 V, not 3.3 V.
Added ZQ package to ordering information In Table 74 and Section 19.1, “Package Parameters for
the MPC8313E TEPBGAII” (applicable to both silicon rev. 1.0 and 2.1)
Removed footnotes 5 and 6 from Table 1 (left over when the PCI undershoot/overshoot voltages and
maximum AC waveforms were removed from Section 2.1.2, “Power Supply Voltage Specification”).
Removed SD_PLL_TPD (T2) and SD_PLL_TPA_ANA (R4) from Table 63.
Added Section 8.3, “SGMII Interface Electrical Characteristics.” Removed Section 8.5.3 SGMII DC
Electrical Characteristics.
Removed “HRESET negation to SRESET negation (output)” spec and changed “HRESET/SRESET
assertion (output)” spec to “HRESET assertion (output)” in Table 10.
Clarified POR configuration signal specs to “Time for the device to turn off POR configuration signal
drivers with respect to the assertion of HRESET” and “Time for the device to turn on POR
configuration signal drivers with respect to the negation of HRESET” in Table 10.
Added Section 24.2, “Part Marking,” and Figure 62.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8313VRAFFB | 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516 |
| MPC8313CVRAFF | 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516 |
| MPC8313ECVRAFF | 32-BIT, 333 MHz, MICROPROCESSOR, PBGA516 |
| MPC8313CZQAGDA | 32-BIT, 400 MHz, MICROPROCESSOR, PBGA516 |
| MPC8314ECVRADDA | MICROPROCESSOR, PBGA620 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8313VRAGDB | 功能描述:微處理器 - MPU PBGA W/O ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8313VRAGDC | 功能描述:微處理器 - MPU 8313 REV2.2 NO ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8313VRGDD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313VRGDDA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
| MPC8313VRGDDB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。