- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4064 > MPC8358ECZQAGDGA (Freescale Semiconductor)MPU POWERQUICC II PRO 668-PBGA PDF資料下載
參數(shù)資料
| 型號： | MPC8358ECZQAGDGA |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 27/95頁 |
| 文件大?。?/td> | 0K |
| 描述： | MPU POWERQUICC II PRO 668-PBGA |
| 標準包裝： | 36 |
| 系列： | MPC83xx |
| 處理器類型： | 32-位 MPC83xx PowerQUICC II Pro |
| 速度： | 400MHz |
| 電壓： | 1.2V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 668-BBGA 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 668-PBGA-PGE（29x29） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
MPC8358E PowerQUICC II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 3
Freescale Semiconductor
33
UCC Ethernet Controller: Three-Speed Ethernet, MII Management
Figure 16 shows the RMII receive AC timing diagram.
Figure 16. RMII Receive AC Timing Diagram
8.2.4
TBI AC Timing Specifications
This section describes the TBI transmit and receive AC timing specifications.
8.2.4.1
TBI Transmit AC Timing Specifications
Table 32 provides the TBI transmit AC timing specifications.
Table 32. TBI Transmit AC Timing Specifications
At recommended operating conditions with LVDD/OVDD of 3.3 V ± 10%.
Parameter/Condition
Symbol1
Min
Typ
Max
Unit
Notes
GTX_CLK clock period
tTTX
—8.0
—
ns
—
GTX_CLK duty cycle
tTTXH/tTTX
40
—
60
%
—
GTX_CLK to TBI data TCG[9:0] delay
tTTKHDX
tTTKHDV
0.9
—
——
5.0
ns
GTX_CLK clock rise time, (20% to 80%)
tTTXR
——
1.0
ns
—
GTX_CLK clock fall time, (80% to 20%)
tTTXF
——
1.0
ns
—
GTX_CLK125 reference clock period
tG125
—8.0
—
ns
2
GTX_CLK125 reference clock duty cycle
tG125H/tG125
45
—
55
ns
—
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state )(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tTTKHDV symbolizes the TBI
transmit timing (TT) with respect to the time from tTTX (K) going high (H) until the referenced data signals (D) reach the valid
state (V) or setup time. Also, tTTKHDX symbolizes the TBI transmit timing (TT) with respect to the time from tTTX (K) going high
(H) until the referenced data signals (D) reach the invalid state (X) or hold time. Note that, in general, the clock reference
symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript
of tTTX represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate
letter: R (rise) or F (fall).
2. This symbol is used to represent the external GTX_CLK125 and does not follow the original symbol naming convention.
REF_CLK
RXD[1:0]
tRMRDXKH
tRMX
tRMXH
tRMXR
tRMXF
CRS_DV
RX_ER
tRMRDVKH
Valid Data
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。