參數(shù)資料
型號: MPC8377ECVRAGD
廠商: Freescale Semiconductor
文件頁數(shù): 60/127頁
文件大?。?/td> 0K
描述: MPU POWERQUICC II PRO 689-PBGA
標準包裝: 27
系列: MPC83xx
處理器類型: 32-位 MPC83xx PowerQUICC II Pro
速度: 400MHz
電壓: 1V
安裝類型: 表面貼裝
封裝/外殼: 689-BBGA 裸露焊盤
供應商設備封裝: 689-TEPBGA II(31x31)
包裝: 托盤
MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 8
38
Freescale Semiconductor
This table describes the general timing parameters of the local bus interface of the device when in PLL
bypass mode.
This figure provides the AC test load for the local bus.
Figure 19. Local Bus AC Test Load
Table 40. Local Bus General Timing Parameters—PLL Bypass Mode
Parameter
Symbol1
Min
Max
Unit
Note
Local bus cycle time
tLBK
15
ns
Input setup to local bus clock
tLBIVKH
7.0
ns
Input hold from local bus clock
tLBIXKH
1.0
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT1
1.5
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT2
3.0
ns
LALE output fall to LAD output transition (LATCH hold time)
tLBOTOT3
2.5
ns
Local bus clock to LALE rise
tLBKHLR
—4.5
ns
Local bus clock to output valid
tLBKHOV
—3.0
ns
Local bus clock to output high impedance for LAD/LDP
tLBKHOZ
4.0
ns
Notes:
1. The symbols used for timing specifications herein follow the pattern of t(First two letters of functional block)(signal)(state)
(reference)(state) for inputs and t(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tLBIXKH1
symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the tLBK clock reference (K) goes
high (H), in this case for clock one(1). Also, tLBKHOX symbolizes local bus timing (LB) for the tLBK clock reference (K) to go
high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of
LCLK0 (for all other inputs).
3. All signals are measured from LBVDD/2 of the rising/falling edge of LCLK0 to 0.4 × LBVDD of the signal in question for 3.3-V
signaling levels.
4. Input timings are measured at the pin.
5. tLBOTOT1 should be used when LBCR[AHD] is set and the load on LALE output pin is at least 10pF less than the load on
LAD output pins.
6. tLBOTOT2 should be used when LBCR[AHD] is not set and the load on LALE output pin is at least 10pF less than the load
on LAD output pins.
7. tLBOTOT3 should be used when LBCR[AHD] is not set and the load on LALE output pin equals to the load on LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered
through the component pin is less than or equal to the leakage current specification.
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
相關PDF資料
PDF描述
355-020-500-202 CARDEDGE 20POS DL .156 LOPRO BLK
MPC8377CVRANG MPU POWERQUICC II PRO 689-PBGA
HFW22R-1STE1LF CONN FPC/FFC 22POS 1MM R/A SMD
355-020-500-201 CARDEDGE 20POS DL .156 LOPRO BLK
MPC8377CVRAJF MPU POWERQUICC II PRO 689-PBGA
相關代理商/技術參數(shù)
參數(shù)描述
MPC8377ECVRAGDA 功能描述:微處理器 - MPU 8377 PBGA XT PbFr W/ENC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8377ECVRAGFA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8377ECVRAGGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8377ECVRAJDA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC? II Pro Processor Hardware Specifications
MPC8377ECVRAJF 功能描述:微處理器 - MPU PBGA W/ ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324