參數(shù)資料
型號(hào): MPC8548EHXAUJ
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 1333 MHz, MICROPROCESSOR, CBGA783
封裝: 29 X 29 MM, 1 MM PITCH, CERAMIC, BGA-783
文件頁數(shù): 54/143頁
文件大?。?/td> 1460K
代理商: MPC8548EHXAUJ
MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8
18
Freescale Semiconductor
RESET Initialization
5
RESET Initialization
This section describes the AC electrical specifications for the RESET initialization timing requirements of
the MPC8548E. Table 8 provides the RESET initialization AC timing specifications for the DDR SDRAM
component(s).
Table 9 provides the PLL lock times.
5.1
Power-On Ramp Rate
This section describes the AC electrical specifications for the power-on ramp rate requirements.
Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry.
Table 10 provides the power supply ramp rate specifications.
Table 8. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HRESET
100
μs—
Minimum assertion time for SRESET
3
SYSCLKs
1
PLL input setup time with stable SYSCLK before HRESET negation
100
μs—
Input setup time for POR configs (other than PLL config) with respect to
negation of HRESET
4
SYSCLKs
1
Input hold time for all POR configs (including PLL config) with respect to
negation of HRESET
2
SYSCLKs
1
Maximum valid-to-high impedance time for actively driven POR configs with
respect to negation of HRESET
5
SYSCLKs
1
Note:
1. SYSCLK is the primary clock input for the MPC8548E.
Table 9. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Core and platform PLL lock times
100
μs
Local bus PLL lock time
50
μs
PCI/PCI-X bus PLL lock time
50
μs
Table 10. Power Supply Ramp Rate for Rev. 2.
x Silicon
Parameter
Min
Max
Unit
Notes
Required ramp rate for MVREF
3500
V/s
1
Required ramp rate for VDD
4000
V/s
1, 2
Note:
1. Maximum ramp rate from 200 to 500 mV is most critical as this range may falsely trigger the ESD circuitry.
2. VDD itself is not vulnerable to false ESD triggering; however, as per Section 22.2, “PLL Power Supply Filtering,the
recommended AVDD_CORE, AVDD_PLAT, AVDD_LBIU, AVDD_PCI1 and AVDD_PCI2 filters are all connected to VDD.
Their ramp rates should be equal to or less than the VDD ramp rate.
相關(guān)PDF資料
PDF描述
MPC8548ECVUAQG 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA783
MPC8548EVTAVHA 32-BIT, 1500 MHz, MICROPROCESSOR, PBGA783
MPC8548EPXATGB 32-BIT, 1200 MHz, MICROPROCESSOR, PBGA783
MPC8548EVTATGA 32-BIT, 1200 MHz, MICROPROCESSOR, PBGA783
MPC8548ECPXATGB 32-BIT, 1200 MHz, MICROPROCESSOR, PBGA783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8548EHXAVH 制造商:Freescale Semiconductor 功能描述:MPU RISC 32BIT CMOS 1.5GHZ 1.8V/2.5V/3.3V - Bulk
MPC8548EHXAVK 制造商:Freescale Semiconductor 功能描述:PQ38 8548E - Bulk
MPC8548EPXANJB 制造商:Freescale Semiconductor 功能描述:PQ38 8548 - Bulk
MPC8548EPXAQGA 制造商:Freescale Semiconductor 功能描述:MPC85XX RISC 32-BIT CMOS 1GHZ 1.8V/2.5V/3.3V 783-PIN BGA TRA - Bulk
MPC8548EPXAQGB 功能描述:微處理器 - MPU FG PQ38 8548 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324