參數(shù)資料
型號: MPC885ZP80
廠商: Freescale Semiconductor
文件頁數(shù): 60/87頁
文件大?。?/td> 0K
描述: IC MPU POWERQUICC 80MHZ 357PBGA
標(biāo)準(zhǔn)包裝: 44
系列: MPC8xx
處理器類型: 32-位 MPC8xx PowerQUICC
速度: 80MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7
Freescale Semiconductor
63
CPM Electrical Characteristics
Figure 64. Ethernet Transmit Timing Diagram
12.9
SMC Transparent AC Electrical Specifications
Table 25 provides the SMC transparent timings as shown in Figure 65.
Table 25. SMC Transparent Timing
Num
Characteristic
All Frequencies
Unit
Min
Max
150
SMCLK clock period1
1
SyncCLK must be at least twice as fast as SMCLK.
100
ns
151
SMCLK width low
50
ns
151A
SMCLK width high
50
ns
152
SMCLK rise/fall time
15
ns
153
SMTXD active delay (from SMCLK falling edge)
10
50
ns
154
SMRXD/SMSYNC setup time
20
ns
155
RXD1/SMSYNC hold time
5
ns
TCLK1
128
TxD1
(Output)
128
TENA(RTS1)
(Input)
Notes:
Transmit clock invert (TCI) bit in GSMR is set.
If RENA is negated before TENA or RENA is not asserted at all during transmit, then the
CSL bit is set in the buffer descriptor at the end of the frame transmission.
1.
2.
RENA(CD1)
(Input)
133
134
132
131
121
129
(Note 2)
相關(guān)PDF資料
PDF描述
AMM36DTAI-S189 CONN EDGECARD 72POS R/A .156 SLD
MPC8313CZQAFFB IC MPU POWERQUICC II PRO 516PBGA
IDT7143SA20J8 IC SRAM 32KBIT 20NS 68PLCC
FMC30DRYI-S93 CONN EDGECARD 60POS .100 DIP SLD
MPC8313EZQAFFB IC MPU POWERQUICC II PRO 516PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC-8890 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors
MPC-8890-A10 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors
MPC-8890-A10-01 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors
MPC-8890-A10-02 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors
MPC-8890-A10-03 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors