- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4099 > MPC885ZP80 (Freescale Semiconductor)IC MPU POWERQUICC 80MHZ 357PBGA PDF資料下載
參數(shù)資料
| 型號： | MPC885ZP80 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 8/87頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU POWERQUICC 80MHZ 357PBGA |
| 標(biāo)準(zhǔn)包裝： | 44 |
| 系列： | MPC8xx |
| 處理器類型： | 32-位 MPC8xx PowerQUICC |
| 速度： | 80MHz |
| 電壓： | 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 357-BBGA |
| 供應(yīng)商設(shè)備封裝： | 357-PBGA（25x25） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7
16
Freescale Semiconductor
Layout Practices
Figure 5. Example Voltage Sequencing Circuit
9
Layout Practices
Each VDD pin on the MPC885/MPC880 should be provided with a low-impedance path to the board’s
supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power
supply pins drive distinct groups of logic on chip. The VDD power supply should be bypassed to ground
using at least four 0.1 F by-pass capacitors located as close as possible to the four sides of the package.
Each board designed should be characterized and additional appropriate decoupling capacitors should be
used if required. The capacitor leads and associated printed-circuit traces connecting to chip VDD and
GND should be kept to less than half an inch per capacitor lead. At a minimum, a four-layer board
employing two inner layers as VDD and GND planes should be used.
All output pins on the MPC885/MPC880 have fast rise and fall times. Printed-circuit (PC) trace
interconnection length should be minimized in order to minimize undershoot and reflections caused by
these fast output switching times. This recommendation particularly applies to the address and data buses.
Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all
device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and
bypassing becomes especially critical in systems with higher capacitive loads because these loads create
higher transient currents in the VDD and GND circuits. Pull up all unused inputs or signals that will be
inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins. For
more information, please refer to the MPC885 PowerQUICC Family Reference Manual, Section 14.4.3,
“Clock Synthesizer Power (VDDSYN, VSSSYN, VSSSYN1).”
10 Bus Signal Timing
The maximum bus speed supported by the MPC885/MPC880 is 80 MHz. Higher-speed parts must be
operated in half-speed bus mode (for example, an MPC885/MPC880 used at 133 MHz must be configured
for a 66 MHz bus). Table 7 shows the frequency ranges for standard part frequencies in 1:1 bus mode, and
Table 8 shows the frequency ranges for standard part frequencies in 2:1 bus mode.
VDDH
VDDL
1N5820
MUR420
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AMM36DTAI-S189 | CONN EDGECARD 72POS R/A .156 SLD |
| MPC8313CZQAFFB | IC MPU POWERQUICC II PRO 516PBGA |
| IDT7143SA20J8 | IC SRAM 32KBIT 20NS 68PLCC |
| FMC30DRYI-S93 | CONN EDGECARD 60POS .100 DIP SLD |
| MPC8313EZQAFFB | IC MPU POWERQUICC II PRO 516PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC-8890 | 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors |
| MPC-8890-A10 | 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors |
| MPC-8890-A10-01 | 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors |
| MPC-8890-A10-02 | 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors |
| MPC-8890-A10-03 | 制造商:AAEON 制造商全稱:AAEON 功能描述:Intel Pentium M or Celeron M Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。