參數(shù)資料
型號: MPC9850VM
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 7/12頁
文件大?。?/td> 0K
描述: IC PLL CLOCK GENERATOR 100MAPBGA
標(biāo)準(zhǔn)包裝: 168
類型: 時(shí)鐘/頻率發(fā)生器,多路復(fù)用器
PLL:
主要目的: 聯(lián)網(wǎng),PowerQUICC III,電信
輸入: LVCMOS,LVPECL,晶體
輸出: LVCMOS,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 3:11
差分 - 輸入:輸出: 是/是
頻率 - 最大: 500MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LBGA
供應(yīng)商設(shè)備封裝: 100-CABGA(11x11)
包裝: 托盤
其它名稱: 800-2268
MPC9850VM-ND
MPC9850 Data Sheet
Clock Generator for PowerQUICC III
MPC9850 REVISION 6 FEBRUARY 6, 2013
4
2013 Integrated Device Technology, Inc.
OPERATION INFORMATION
Output Frequency Configuration
The MPC9850 was designed to provide the commonly
used frequencies in PowerQUICC, PowerPC and other
microprocessor systems. Table 3 lists the configuration
values that will generate those common frequencies. The
MPC9850 can generate numerous other frequencies that
may be useful in specific applications. The output frequency
(fout) of either Bank A or Bank B may be calculated by the
following equation.
fout = 2000 / N
where fout is in MHz and N = 2 * CLK_x[0:5]
This calculation is valid for all values of N from 8 to 126.
Note that N = 15 is a modified case of the configuration inputs
CLK_x[0:5]. To achieve N = 15 CLK_x[0:5] is configured to
00111 or 7.
Crystal Input Operation
TBD
Power-Up and MR Operation
Figure 2 defines the release time and the minimum pulse
length for MR pin. The MR release time is based upon the
power supply being stable and within VDD specifications. See
Table 11 for actual parameter values. The MPC9850 may be
configured after release of reset and the outputs will be stable
for use after lock indication is obtained.
Figure 2. MR Operation
Power Supply Bypassing
The MPC9850 is a mixed analog/digital product. The
architecture of the MPC9850 supports low noise signal
operation at high frequencies. In order to maintain its superior
signal quality, all VDD pins should be bypassed by
high-frequency ceramic capacitors connected to GND. If the
spectral frequencies of the internally generated switching
noise on the supply pins cross the series resonant point of an
individual bypass capacitor, its overall impedance begins to
look inductive and thus increases with increasing frequency.
The parallel capacitor combination shown ensures that a low
impedance path to ground exists for frequencies well above
the noise bandwidth.
Figure 3. VCC Power Supply Bypass
MR
VDD
treset_rel
treset_pulse
VDD
MPC9850
0.1
F
22
F
0.1
F
15
VDD
VDDA
相關(guān)PDF資料
PDF描述
MS3114E18-11S CONN RCPT 11POS JAM NUT W/SCKT
ICS9DB202CGLF IC JITTER ATTENUATOR 20-TSSOP
ICS9DB202CK-01LF IC JITTER ATTENUATOR 32-VFQFN
D38999/24JE8SN CONN RCPT 8POS JAM NUT W/SCKT
VE-J53-MX-F3 CONVERTER MOD DC/DC 24V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC9850VMR2 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9855 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Clock Generator for PowerQUICC and PowerPC Microprocessors
MPC9855VM 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9855VMR2 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9865VM 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56