
Advanced Clock Drivers Devices
Freescale Semiconductor
15
MPC9894
Output Power-Up Register
The Output Power-Up Register configures each of the 8
LVPECL outputs for either power-up or a power-down state.
The use of these bits allows power consumption to be
reduced when all of the clock outputs are not used. Placing
an output in the power-down condition is not synchronous
with the clock edges.
Feedback Power-Up Register
The Feedback Power-Up register bit 0 is used to configure
the MPC9894 feedback output in either a power-up state or a
power-down state. Note this register bit is valid for internal
feedback configuration only. When external feedback is
selected QFB is always enabled and in a power-up state. The
remaining bits of this register are unused and read as a
logic 0.
Table 25. Output Power-Up Register (Register 6 — Read/Write)
Bit
7
6
5
4
3
2
1
0
Description
PWR_QD1
PWR_QD0
PWR_QC1
PWR_QC0
PWR_QB1
PWR_QB01
PWR_QA1
PWR_QA0
Reset Default
0
0
0
0
0
0
0
0
Preset Default
1
1
1
1
1
1
1
1
Table 26. Clock Output Power-Up Bits
PWR_Qxx
Description
0
Output Power-Down
1
Output Power-Up
Table 27. Feedback Power-Up Register (Register 7 — Read/Write)
Bit
7
6
5
4
3
2
1
0
Description
PWR_QFB
Reset Default
0
Preset Default
1
Table 28. Feedback Output Power-Up Bit
PWR_QFB
Description
0
Feedback Output Power-Down
1
Feedback Output Power-Up