參數(shù)資料
型號: MR83C154XXX-25/883D
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
文件頁數(shù): 49/141頁
文件大?。?/td> 7628K
代理商: MR83C154XXX-25/883D
227
8021G–AVR–03/11
ATmega329P/3290P
22.9.2
ADCSRA – ADC Control and Status Register A
Bit 7 – ADEN: ADC Enable
Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the
ADC off while a conversion is in progress, will terminate this conversion.
Bit 6 – ADSC: ADC Start Conversion
In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode,
write this bit to one to start the first conversion. The first conversion after ADSC has been written
after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled,
will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initializa-
tion of the ADC.
ADSC will read as one as long as a conversion is in progress. When the conversion is complete,
it returns to zero. Writing zero to this bit has no effect.
Bit 5 – ADATE: ADC Auto Trigger Enable
When this bit is written to one, Auto Triggering of the ADC is enabled. The ADC will start a con-
version on a positive edge of the selected trigger signal. The trigger source is selected by setting
the ADC Trigger Select bits, ADTS in ADCSRB.
Bit 4 – ADIF: ADC Interrupt Flag
This bit is set when an ADC conversion completes and the Data Registers are updated. The
ADC Conversion Complete Interrupt is executed if the ADIE bit and the I-bit in SREG are set.
ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Alter-
natively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-
Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI
instructions are used.
Bit 3 – ADIE: ADC Interrupt Enable
When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete Inter-
rupt is activated.
Bits 2:0 – ADPS2:0: ADC Prescaler Select Bits
Table 22-4.
These bits determine the division factor between the XTAL frequency and the
input clock to the ADC.
Bit
7
6
543210
ADEN
ADSC
ADATE
ADIF
ADIE
ADPS2
ADPS1
ADPS0
ADCSRA
Read/Write
R/W
Initial Value
0
000000
Table 22-5.
ADC Prescaler Selections
ADPS2
ADPS1
ADPS0
Division Factor
000
2
001
2
010
4
011
8
100
16
相關(guān)PDF資料
PDF描述
MR83C154CXXX-25P883R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
MR80C52TXXX-30SBD 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44
MR80C52EXXX-12/883:R 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MR80C52XXX-12 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MF180C51T-12D 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MR850 功能描述:整流器 3.0 Amp 50 Volt 150ns RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel
MR850 _AY _10001 制造商:PanJit Touch Screens 功能描述:
MR850 R0 制造商:SKMI/Taiwan 功能描述:Diode Switching 50V 3A 2-Pin DO-201AD T/R
MR850_ R2 _10001 制造商:PanJit Touch Screens 功能描述:
MR850_09 制造商:PANJIT 制造商全稱:Pan Jit International Inc. 功能描述:SOFT RECOVERY, FAST SWITCHING PLASTIC RECTIFIER