參數(shù)資料
型號(hào): MRF24J40
廠商: Microchip Technology Inc.
英文描述: IEEE 802.15.4⑩ 2.4 GHz RF Transceiver
中文描述: IEEE 802.15.4標(biāo)準(zhǔn)⑩2.4 GHz射頻收發(fā)器
文件頁(yè)數(shù): 33/66頁(yè)
文件大?。?/td> 748K
代理商: MRF24J40
2006 Microchip Technology Inc.
Advance Information
DS39776A-page 31
MRF24J40
7.2.2
TRANSMISSION STATUS
When a transmission completes, the TXIF flag of the
ISRSTS register will become set. Once the TXIF bit is
set, the status of the transmission is located in the
TXSR register.
7.3
Receiving Packets
The following section details the reception of a
non-secured frame. When the MRF24J40 receives a
packet that passes the MAC layer addressing, thresh-
old and packet type filters, it will indicate the reception
of this packet to the host controller by setting the RXIF
bit (ISRSTS<3>). The packet will remain in the buffer
until the host frees the buffer. No other packets can be
received while the buffer is holding a packet.
7.4
RX MAC
The RX MAC block will do CRC checking, parse the
received frame type and address recognition, then
store the received frame into RX FIFO. In addition to
the IEEE 802.15.4 packet, there are also 2 bytes of
information that are appended to the end of the packet
after the FCS field: LQI and RSSI.
The behavior of RX FIFO follows a certain rule. When
a received packet is not filtered or dropped, a received
interrupt/status will be issued. The interrupt is
read-to-clear to save host operation time. However, the
RX FIFO is flushed only using the following three
methods:
The host reads the first byte and the last byte to
the packet
The host issues RX flush
A software is reset
For RX filter function, the Promiscuous mode is
supported to receive all FCS-ok packets. An Error mode
is supported to receive all packets that successfully
correlated PHY level preamble and delimiter.
REGISTER 7-2:
TXSR: TX MAC STATUS REGISTER
R-0
R-0
R-0
R-0
r
R-0
r
R-0
r
R-0
r
R-0
r
TXRETRY<7:6>
CCAFAIL
bit 7
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-6
TXRETRY7:TXRETRY6:
Retry Times bits
Defines the retry times of the most recent TXN FIFO transmission.
CCAFAIL:
Clear Channel Assessment (CCA) Status of Last Transmission bit
1
= CCA failed
0
= CCA passed
Reserved:
Maintain as ‘
0
bit 5
bit 4-0
相關(guān)PDF資料
PDF描述
MRF24J40-I IEEE 802.15.4⑩ 2.4 GHz RF Transceiver
MRF24J40-IMM IEEE 802.15.4⑩ 2.4 GHz RF Transceiver
MRSM75 Rotation detection MR sensor
MRUS51S Micro power Built-in IC ultra-minimum MR sensor
MS-012AA SOIC: 8&#8722;LEAD (POWER ICS ONLY)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MRF24J40_08 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:IEEE 802.15.4? 2.4 GHz RF Transceiver
MRF24J40_10 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:IEEE 802.15.4a?¢ 2.4 GHz RF Transceiver
MRF24J40-I 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:IEEE 802.15.4⑩ 2.4 GHz RF Transceiver
MRF24J40-I/ML 功能描述:射頻收發(fā)器 2.4 Ghz IEEE/ZigBee RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
MRF24J40-I/ML 制造商:Microchip Technology Inc 功能描述:ZIGBEE Transceiver IC