參數(shù)資料
型號: MSC8113TVT3600V
廠商: Freescale Semiconductor
文件頁數(shù): 1/44頁
文件大?。?/td> 0K
描述: DSP TRI-CORE 431-FCPBGA
標準包裝: 60
系列: StarCore
類型: SC140 內(nèi)核
接口: 以太網(wǎng),I²C,TDM,UART
時鐘速率: 300MHz
非易失內(nèi)存: 外部
芯片上RAM: 1.436MB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.10V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 431-BFBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 431-FCPBGA(20x20)
包裝: 托盤
Freescale Semiconductor
Data Sheet
Document Number: MSC8113
Rev. 1, 12/2008
Freescale Semiconductor, Inc., 2008. All rights reserved.
MSC8113
FC-PBGA–431
20 mm
× 20 mm
Three StarCore SC140 DSP extended cores, each with an
SC140 DSP core, 224 Kbyte of internal SRAM M1 memory
(1436 Kbyte total), 16 way 16 Kbyte instruction cache (ICache),
four-entry write buffer, external cache support, programmable
interrupt controller (PIC), local interrupt controller (LIC), and
low-power Wait and Stop processing modes.
475 Kbyte M2 memory for critical data and temporary data
buffering.
4 Kbyte boot ROM.
M2-accessible multi-core MQBus connecting the M2 memory
with all three cores, operating at the core frequency, with data bus
access of up to 128-bit reads and up to 64-bit writes, central
efficient round-robin arbiter for core access to the bus, and atomic
operation control of M2 memory access by the cores and the local
bus.
Internal PLL configured are reset by configuration signal values.
60x-compatible system bus with 64 or 32 bit data and 32-bit
address bus, support for multi-master designs, four-beat burst
transfers (eight-beat in 32-bit data mode), port size of 64/32/16/8
bits controlled by the internal memory controller,.access to
external memory or peripherals, access by an external host to
internal resources, slave support with direct access to internal
resources including M1 and M2 memories, and on-device
arbitration for up to four master devices.
Direct slave interface (DSI) using a 32/64-bit slave host interface
with 21–25 bit addressing and 32/64-bit data transfers, direct
access by an external host to internal and external resources,
synchronous or asynchronous accesses with burst capability in
synchronous mode, dual or single strobe mode, write and read
buffers to improve host bandwidth, byte enable signals for
1/2/4/8-byte write granularity, sliding window mode for access
using a reduced number of address pins, chip ID decoding to
allow one CS signal to control multiple DSPs, broadcast mode to
write to multiple DSPs, and big-endian/little-endian/munged
support.
Three mode signal multiplexing: 64-bit DSI and 32-bit system
bus, 32-bit DSI and 64-bit system bus, or 32-bit DSI and 32-bit
system bus, and Ethernet port (MII/RMII).
Flexible memory controller with three UPMs, a GPCM, a
page-mode SDRAM machine, glueless interface to a variety of
memories and devices, byte enables for 64- or 32-bit bus widths,
8 memory banks for external memories, and 2 memory banks for
IPBus peripherals and internal memories.
Multi-channel DMA controller with 16 time-multiplexed single
channels, up to four external peripherals, DONE or DRACK
protocol for two external peripherals,.service for up to 16 internal
requests from up to 8 internal FIFOs per channel, FIFO generated
watermarks and hungry requests, priority-based
time-multiplexing between channels using 16 internal priority
levels or round-robin time-multiplexing between channels,
flexible channel configuration with connection to local bus or
system bus, and flyby transfer support that bypasses the FIFO.
Up to four independent TDM modules with programmable word
size (2, 4, 8, or 16-bit), hardware-base A-law/
μ-law conversion,
up to 128 Mbps data rate for all channels, with glueless interface
to E1 or T1 framers, and can interface with H-MVIP/H.110
devices, TSI, and codecs such as AC-97.
Ethernet controller with support for 10/100 Mbps MII/RMII/SMII
including full- and half-duplex operation, full-duplex flow
controls, out-of-sequence transmit queues, programmable
maximum frame length including jumbo frames and VLAN tags
and priority, retransmission after collision, CRC generation and
verification of inbound/outbound packets, address recognition
(including exact match, broadcast address, individual hash check,
group hash check, and promiscuous mode), pattern matching,
insertion with expansion or replacement for transmit frames,
VLAN tag insertion, RMON statistics, local bus master DMA for
descriptor fetching and buffer access, and optional multiplexing
with GPIO (MII/RMII/SMII) or DSI/system bus signals lines
(MII/RMII).
UART with full-duplex operation up to 6.25 Mbps.
Up to 32 general-purpose input/output (GPIO) ports.
I2C interface that allows booting from EEPROM devices.
Two timer modules, each with sixteen configurable 16-bit timers.
Eight programmable hardware semaphores.
Global interrupt controller (GIC) with interrupt consolidation and
routing to INT_OUT, NMI_OUT, and the cores; twenty-four
virtual maskable interrupts (8 per core) and three virtual NMI (one
per core) that can be generated by a simple write access.
Optional booting external memory, external host, UART, TDM,
or I2C.
Tri-Core Digital Signal
Processor
相關(guān)PDF資料
PDF描述
HWS600-5 PWR SUP IND 5V 120A SNG OUTPUT
HSC43DREF CONN EDGECARD 86POS .100 EYELET
HWS600-24 PWR SUP IND 24V 27A SNG OUTPUT
VE-BTN-CV-F2 CONVERTER MOD DC/DC 18.5V 150W
VJ1206Y151KBAAT4X CAP CER 150PF 50V 10% X7R 1206
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8113TVT3600V 制造商:Freescale Semiconductor 功能描述:Tri-Core Digital Signal Processor
MSC8113TVT4800V 功能描述:DSP TRI-CORE 431-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8113TVT4800V 制造商:Freescale Semiconductor 功能描述:Tri-Core Digital Signal Processor
MSC8113-V1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Tri-Core Digital Signal
MSC8120 制造商:FOSSE 功能描述:MAINTENANCE ABSORB SOCK