- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378013 > MSM5416273 (OKI SEMICONDUCTOR CO., LTD.) 262,144-Word ×16-Bit Multiport DRAM(256k字×16位多端口動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MSM5416273 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 262,144-Word ×16-Bit Multiport DRAM(256k字×16位多端口動態(tài)RAM) |
| 中文描述： | 262,144字× 16位多端口內(nèi)存（256k字× 16位多端口動態(tài)RAM）的 |
| 文件頁數(shù)： | 31/40頁 |
| 文件大小： | 389K |
| 代理商： | MSM5416273 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Semiconductor
MSM5416273
31/40
If the DSF is "high" at the falling edge of
RAS
, special functions such as split transfer, flash write,
load mask register, load color register, CBRS and CBRN can be invoked.
If the DSF is "low" at the falling edge of
RAS
and "high" at the falling edge of
CAS
, the block write
feature can be invoked.
RAM PORT OPERATION
Extended RAM Read Cycle:
RAS
falling edge ---
TRG
=
CAS
= "H", DSF = "L"
CAS
falling edge --- DSF = "L"
The MSM5416273 offers an accelerated page mode cycle (EXTENDED PAGE MODE) by
eliminating output disable from
CAS
"high", and it allows
CAS
precharge time (t
CP
) to occur
without the output data becoming invalid. This new data out operates (Extended data out) as any
RAM read or Page Mode Read, except data will be held valid after
CAS
goes "high", as long as
RAS
is "low".
Byte read occurs if either
CASL
or
CASU
falls during the cycle.
RAM Write Cycle:
RAS
falling edge ---
TRG
=
CAS
= "H", DSF = "L"
CAS
falling edge --- DSF = "L"
1) Write cycle with no mask:
RAS
falling edge --
WE
= "H"
If
WE
is set "low" at the falling edge of
CAS
after
RAS
goes "low", a write cycle is excuted. If
WE
is set "low" before the
CAS
falling edge, this cycle becomes an early write cycle, and all DQ pins
attain high impedance.
If
WE
is "low" when
CAS
goes "low", the write affects only those corresponding 8 bits with the
latched data.
If
WE
is set "low" after the
CAS
falling edge, this cycle becomes a late write cycle, and all 16 data
are latched on the falling edge of
WE
.
Byte write occurs if either
CASL
or
CASU
falls during the cycle. DQ pins don't achieve high
impedance in this cycle, so data should be entered with
TRG
in "high".
2) Write cycle with mask:
RAS
falling edge --
WE
= "L"
If
WE
is set "low" at the falling edge of
RAS
, two modes of mask write can be invoked.
#1 In new mask mode mask data is loaded and used. The mask data on DQ0 - DQ15 is latched
into the write mask register at the falling edge of
RAS
. When the mask data is low, writing is
inhibited into the RAM and the mask data is high, data is written into the RAM. This mask data
is in effect during the
RAS
cycle. In page mode cycle the mask data is retained during page access.
#2 If a load mask register cycle (LMR) has been performed, the mask data is not loaded from DQ
pins, and the mask data stored in the mask register is persistently used.
This operation is known as persistent write mask, set by LMR and reset by CBRR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM5416282 | 262,144-Word ×16-Bit Multiport DRAM(256k字×16位多端口動態(tài)RAM) |
| MSM5416283 | 262,144-Word ×16-Bit Multiport DRAM(256k字×16位多端口動態(tài)RAM) |
| MSM5424331 | 222,720-Word 】 24-Bit Field Memory |
| MSM5424331TS-AK | 222,720-Word 】 24-Bit Field Memory |
| MSM5432126A | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM5416273-50G3-K | 制造商:ROHM Semiconductor 功能描述:DUE TO FLOOD DAMAGE TO TESTERS |
| MSM5416273-50GS-K | 制造商:ROHM Semiconductor 功能描述: 制造商:OK International 功能描述:256K X 16 VIDEO DRAM, 50 ns, PDSO64 |
| MSM541627360GSK | 制造商:OK International 功能描述: |
| MSM5416273-60GS-K | 制造商:ROHM Semiconductor 功能描述: |
| MSM5416283-50G3-K | 制造商:OKI Semiconductor 功能描述:OKIMSM5416283-50G3-K MULTIPORT DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。