- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45389 > MSM62X42BRS (LAPIS SEMICONDUCTOR CO LTD) 1 TIMER(S), REAL TIME CLOCK, PDIP18 PDF資料下載
參數(shù)資料
| 型號： | MSM62X42BRS |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDIP18 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-18 |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 219K |
| 代理商： | MSM62X42BRS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Semiconductor
MSM62X42B
58
Reading and Writing of Registers S1 ~ W and Writing of 30-Second ADJ Bit
Registers S1 ~ W (Addresses 0 ~ C)
YES
NO
HOLD bit
¨ 1
BUSY bit = 0 ?
Write data into or
Read data from
registers S1~W
READ BUSY bit
HOLD bit
¨ 0
Reading and writing in the case of using HOLD bit
Idling time
HOLD bit
¨ 0
In the inside of LSI, the CLEAR of BUSY bit is performed when
HOLD bit = 0, but, if the period of HOLD bit =0 is extermely
narrow as compared with the period of HOLD bit = 1, there is
some case that the CLEAR of BUSY bit delays so that the
BUSY bit can be cleared by sampling HOLD bit = 0 at approximate
16KHz. It is recommended to allow an idling time of 62
ms or more.
*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM62X42BGS-1K | REAL TIME CLOCK, PDSO24 |
| MSM62X42BRS | REAL TIME CLOCK, PDIP18 |
| MSM63182-XXXGS-K | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| MSM63182-XXX | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC107 |
| MSM63188A-XXXGS-BK | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP176 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM62X42BRS-A | 制造商:ROHM Semiconductor 功能描述: |
| MSM62X42BRS-B | 制造商:ROHM Semiconductor 功能描述: |
| MSM6307 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:D2B TRANSCEIVER LSI |
| MSM6307GS-VK | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:D2B TRANSCEIVER LSI |
| MSM6307RS | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:D2B TRANSCEIVER LSI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。